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The performance of computing systems has been increasingly choked by power
consumption and memory access time within and between system components.
Meanwhile, the explosion of artificial intelligence requires massive data-heavy
computation. Therefore, it is crucial to develop energy efficient computing
from devices to architectures. This work is developed along three streams: a
steep device with low operation voltage, a novel device enabling complex logic
operation, and an efficient modeling algorithm to quickly incorporate emerg-
ing devices into circuit designs. On the first front, tunnel field effect transis-
tors (TFETs), which switch by modulating quantum tunneling, promise sub-60
mV/dec subthreshold swing and operate at low power consumption. Based on
the unique properties of atomically thin 2D layered materials, two-dimensional
heterojunction interlayer tunneling field effect transistor (Thin-TFET) was pro-
posed as a ultra-scaled steep transistor. On the second front, we converted the
“undesirable” ambipolar behavior in TFETs into XNOR logic operation, and
proposed a one-transistor XNOR design: TransiXNOR. On the third front, we
structured artificial neural networks with awareness of device physics, and de-
veloped an accurate, efficient, and generic device compact modeling algorithm:
physics-inspired neural network (Pi-NN).
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CHAPTER 1
INTRODUCTION
1.1 Scalability of Power Consumption
What is a device? Different researchers may have their own answers. I would
argue devices are the implementation of physics. A device utilizes a set of phys-
ical effects to control a set of physical state variables with another set of physical
state variables. The first generation computers used vacuum tubes for circuitry
and magnetic drums for memory. Vacuum tubes utilized thermionic emission
of electrons to control current with voltage (as in tetrode tubes1) or with di-
rection of electrons (as in diodes2). Memory drums utilized ferromagnetism to
control magnetic orientation with electric fields. Since then, more than 70 years
went by, enormous amount of devices have been proposed, implemented, and
become ubiquitous. In this work, we introduce an electronic device: tunnel
field effect transistors (TFETs), which utilizes quantum tunneling and thermal
equilibrium statistics to control current with voltage.
TFETs are proposed to battle the high power consumption challenge in very-
large-scale integration systems (VLSI). Power consumption in VLSI consists of
both static and dynamic power consumption. Dynamic power is proportional to
C fV2, where C is the load capacitance, f is the clock frequency, and V is the sup-
ply voltage. Static power consumption is due to the off-state leakage. It mainly
consists of two parts: subthreshold leakage and the gate leakage. High-k gate
dielectrics3 has been developed to mitigate the gate leakage problem. Thus the
subthreshold leakage is the most important static power problem. Therefore,
solving the power consumption problem comes down to lower the operation
1
voltage while keeping the subthreshold leakage very low and ON/OFF ratio
high. Inevitably, the operation voltage is limited by the subthreshold slope,
namely the sharpness of the ON/OFF switching. In practice, there are two types
of power consumption scaling: strong scaling and weak scaling (shown in Fig.1.1).
When two transistors have the same leakage current and ON current, steeper
subthreshold slope means smaller operation voltage is required. Smaller op-
eration voltage means less power consumption. Same ON current means same
performance (operations per second). Therefore, we can compute a fixed-size of
operations per second more energy efficiently using the transistor with steeper
subthreshold slope. This is called strong scaling of power consumption. However,
sometimes the transistor with steeper subthreshold slope has smaller ON cur-
rent value. If we operate at lower ON current value, steeper subthreshold slope
can lead to smaller operation voltage. Although we won’t be able to achieve the
same performance due to lower ON current, the reduced energy consumption
per transistor can allow us to compute a bigger size of operations per second
with more transistors within the same energy budget. Current, TFETs have only
achieved weak scaling.
1.2 Steep Slope and Tunneling
Current VLSIs use metal-oxide-semiconductor field-effect transistors (MOS-
FETs) as the fundamental building blocks. Consider the basics of MOSFET op-
eration, figure 1.2(a.0) shows a schematic structure of an n-channel MOSFET.
When the device is OFF (shown in Fig.1.2(a.1)), a high energy barrier exists be-
tween the source and drain. The electron distribution is a product of the Fermi-
Dirac distribution and the electron density of states (DOS). Only the electrons
2
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Figure 1.1: (a) Strong scaling of power consumption: Using the same number
of transistor, compute a fixed-size of operations per second with N times less
power consumption; (b) Weak scaling of power consumption: Using N times
more transistors, compute a N times bigger size of operations per sec with the
same power consumption.
above the energy barrier in the source can flow to channel. This leakage (diffu-
sion) current flows from source to drain. When positive gate voltage is applied
(shown in Fig.1.2(a.2)), the barrier for majority carrier diffusion from source to
channel is reduced. The lower the barrier, the more electrons can flow from
source to channel, so is the diffusion current. The device is therefore ON. Since
DOS is a slowly increasing function in the conduction band, the increasing rate
of the electron density above the barrier is dominated by the Fermi-Dirac distri-
bution. At room temperature (i.e. 300 K), the cumulative probability of Fermi-
Dirac distribution increases at the rate of 60 mV/dec, which gives the famous
60 mV/dec subthreshold swing limit in MOSFETs. On the other hand, the sub-
3
threshold slope of TFETs is no longer limited by the Fermi-Dirac distribution by
using tunneling instead of thermal emission as the transport mechanism. Figure
1.2(b.0) shows a schematic structure of an n-type TFET. When the device is OFF
(shown in Fig.1.2(b.1)), the source valance band source is below the channel con-
duction band, therefore, ideally there is no empty state the electron in the source
can tunnel into. However, in the real materials, the band edge has a finite broad-
ening, which we refer to as the band tail. Therefore, due to the electrons in the
band tail of the source valance band tunneling into the empty states in the band
tail of the channel conduction band, the resulting current in the OFF state is the
leakage current of the TFETs. The subthreshold slope of TFET is fundamentally
limited by the sharpness of the band tails. When positive voltage is applied
(shown in Fig.1.2(b.2-3)), the source valence band edge moves below the chan-
nel conduction band edge, therefore electrons in the source valence band can
tunnel into the empty states in the channel conduction band. We refer the en-
ergy difference between the source valance band edge and the drain conduction
edge the tunneling window. In MOSFET, the transport probability of electrons
above the energy barrier is approximate one. Unfortunately, for TFET, there is
always a finite energy barrier in the transport direction. Therefore, the trans-
port probability is much smaller than one and exponentially dependent on the
height and the thickness of the tunneling barrier. Therefore, the tunneling bar-
rier modulation also affects the subthreshold slope of TFETs. From Fig.1.2(b.2)
to Fig.1.2(b.3), the widening tunneling window and the thinning tunneling bar-
rier contributes to increasing tunneling current. Ideally, we prefer the ON/OFF
of a TFET purely controlled by the tunneling window. In Chapter 2, we will
introduce a novel TFET where the tunneling current is purely controlled by the
tunneling window.
4
Fermi Level
[a.1]
MOSFET 
SS Limited by Thermal Tail
??
??
Fermi Level
??
??
Fermi Level
[b.1]
TFET
SS Limited by Band Tail
??
??
Fermi Level
??
??
Fermi Level
??
??
[a.2] [b.2] [b.3]
Source Channel Source Channel Source Channel Source Channel Source Channel
Gate
Insulator
Source Channel Drain
?? ?
Gate
Insulator
Source Channel Drain
???? ?????????
[a.0] [b.0]
??
Figure 1.2: (a.0) The schematic structure of an n-channel MOSFET; the band
diagrams of source and channel when the MOSFET is (a.1) OFF and (a.2) ON.
The orange shapes represent free electron distributions in the source conduction
band. (b.0) The schematic structure of a n-type TFET; the band-diagrams of
source and channel: (b.1) the TFET has no tunnel window, however the leakage
current is due to the band tail states; (b.2) the TFET has tunnel window, however
due to the long tunneling distance, the tunnel current is still small; (b.3) the
TFET is ON. The orange shades represent the band tail states.
1.3 Previous Works on TFETs
In term of material systems, Group IV materials such as Si4 and Ge5 exhibit
smaller ON-currents resulting from their indirect band gaps and lower tun-
neling probability. Group III-V materials like InGaAs,6 InAs,7 and InSb8 have
higher ON currents due to their narrower and direct band gaps. The use of stag-
gered and broken-gap heterojunctions, such as AlGaSb/InAs,9, 10 InAs/GaSb11
and InP/GaAs,12 boosts the ON-current by reducing the tunneling barrier. Fol-
lowing the successful exfoliation of graphene,13 other two-dimensional layered
materials soon attract a lot of attention in the device community, such as metal
chalcogenides,14 hexagonal boron nitride (hBN),15 black phosphorus (bP).16
5
Among their distinguishing and fascinating properties, their layer-dependent
physical behaviors, atomic thin bodies and free of dangling bonds make them
suitable materials to build TFETs. Band-to-band tunneling (BTBT) was demon-
strated in dual-gated MoS2/WSe2 van der Waals junction by Roy et al.,17 in black
phosphorus/SnSe2 junction by Yan et al.,18 and in graphene nano-ribbon by
Hamam et al.19 Sarkar et al.20 first demonstrated sub-60 mV/dec in a TFET
with Ge/MoS2 tunnel junction, although the sub-60 mV/dec only occurs when
the drain current density is below 10−4 µA/µm. Various TFETs based on van
der Waals heterojunctions of 2D layered materials have experimentally demon-
strated, such as black phosphorus/MoS2 by Xu et al.,21 MoS2/WSe2 by Roy et
al.,22 and SnSe2/WSe2 by Yan et al.23 However, only Yan’s work reported sub-60
mV/dec at the room temperature. Recently, Li et al.24 exploited the polarization
in III-nitride heterojunctions such as GaN/InGaN/GaN to design TFETs.
Besides optimizing the material system, numerous device structures have
been proposed recently to boost TFETs’ performance. In general, TFET de-
vice structures can be divided to two categories: “lateral” TFETs vs. “verti-
cal” TFETs. In lateral TFETs, tunneling direction is perpendicular to gate elec-
tric field and in vertical TFETs, tunneling direction and gate electric field are
aligned. It is worth to note that many researchers use the word “vertical” to
refer the orientation of the channel, but we suggest to use the tunneling di-
rection relative to the gate electric field instead of the spatial orientation to
classify the TFET structures. Among the lateral TFETs, high ON current of
10 µA/µm and subthreshold slope of 48 mV/decade have been achieved in
InAs/GaAsSb/GaSb nanowire TFET by Memisevic et al.25 In vertical TFETs,
the tunneling occurs cross an area instead of a line in lateral TFETs, vertical
TFETs can achieve high ON current of 180 µA/µm by Zhou et al.,10 although
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the vertical TFET takes much larger footprint than Memisevic’s lateral TFET.
Based on those two canonical structures, many variations have been proposed.
Imenabadi et al.26 proposed Z-shaped TFETs to take an advantage of high ON
current in vertical TFETs without increasing the device footprint. Wang et al.27
and Shih et al.28 developed the U-shaped TFETs to enhance ON current while
suppressing leakage current. On top of the different tunneling directions, re-
searchers often engineer the band diagram in the channel to further optimize the
TFET performance. Inserting a “pocket” between the source and channel have
been proposed to steepen the subthreshold slope and enhance the ON current
by Huang et al.29 and Long et al.,30 and inserting a “pocket” between the chan-
nel and the drain to reduce the gate-drain capacitance by Kwon et al.31 Special
Engineered band alignments in the tunneling direction by Long et al.32 and per-
pendicular to the tunneling direction by Zhao et al.33 are proposed to enhance
ON current, steepen subthreshold slope, and suppress leakage current. In thin
body channel materials such as 2D layered materials, doping can be achieved
by charge transfer or electrostatic doping from adjacent layers or plates, such as
the dielectric engineered TFET34 and junctionless TFET.35
The performance of TFETs is often affected by several non-ideal effects.
Huang et al.36 looked into the reliability issue due to dielectric breakdown in
TFETs. As the fundamental attribute to the subthreshold steepness, effects of
band tails37–40 have been studied. Besides the band tail, trap assisted tunnel-
ing,41 recombination,41 and interface roughness42 also have significant impacts
on the TFET performance. In order to mitigate those non-ideal effects, it is es-
sential to have high quality materials and advanced fabrication techniques, as
well as suitable device designs.43
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Figure 1.3: The interactions between physic, device, system and machine learn-
ing.
TFETs have been explored and evaluated in many circuit/system applica-
tions, including TCAM,44 analog/mixed-signal circuits,45–47 spiking neural net-
work,48 active pixel sensors,49 and GPU register file.50
1.4 Devices and Machine Learning
The increasing computing power, algorithm advances, and the explosion of dig-
ital data fuel machine learning techniques as powerful methods to find patterns
in the data. The interactions between physic, device, system and machine learn-
ing are illustrated in Fig.1.3.
As discussed above, devices are the implementation of physics, especially
8
condensed matter physics. On the other hand, devices are important platforms
for physics researches. Recently, physics and machine learning algorithms be-
come more and more connected. Quantum mechanism is proposed to enhance
classical machine learning algorithms.51, 52 Moreover, physical concepts such as
entropy and energy have been widely used to design and reason machine learn-
ing algorithms.53, 54 On the other hand, machine learning has been successfully
applied to analyze experimental data, such as searching new particles in the
Large Hadron Collider (LHC),55 discovering gravitational waves,56 and various
topics in the condensed matter physics.57–63
As one of the driving forces of machine learning popularity, device inno-
vations keep influencing the system designs, which ultimately enable efficient
hardwares for machine learning applications. For instance, FinFETs64 have be-
come the building blocks the latest generation of CPUs and GPUs. Non-volatile
memories have promised to greatly reduce the memory access energy and de-
lay,65 therefore open the possibility of novel architectures for machine learning
accelerators.66 The use of photonics in networking has been considered one of
many possible solutions for handling the growing demands on data centers.67
Various architectures have been developed to accelerate machine learning al-
gorithm, particular neural networks.68–70 On the other hand, machine learning
algorithms have become a popular method to enable fast, accurate design and
verification of electronic systems.71, 72
Apparently, device and machine learning researches are indirectly interact-
ing with each other through physics and systems. However, how to apply ma-
chine learning algorithms directly to help accelerating device researches and
how to design certain devices to directly solve machine learning problems re-
9
main a open questions. In this work, we proposed a novel device for binary
neural network accelerator and we developed a deep learning framework for
efficient and accurate device modeling.
1.5 Brief Outline of This Work
In Chapter 2, two-dimensional heterojunction interlayer tunnel FET (Thin-
TFET) is introduced. Thin-TFETs were positioned as an ultra-scaled steep tran-
sistor to offer high ON current and steep subthreshold slope. In Chapter 3,
we investigated the Miller effect in vertical and lateral TFETs and discovered
that vertical TFETs intrinsically have smaller Miller effect than lateral TFETs.
In Chapter 4, we proposed TransiNXOR, which utilized the tunneling at both
the source/channel junction and the channel/drain junction to enable exclu-
sive not or (XNOR) logic operation in a single transistor. In Chapter 5, physics-
inspired neural network (Pi-NN) is developed to learn efficient and accurate
device model from experimental or simulation data.
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CHAPTER 2
PHYSICAL MODELING OF TWO-DIMENSIONAL HETEROJUNCTION
INTERLAYER TUNNELING FETS (THIN-TFETS)
2.1 Introduction
The electronic integrated circuits are the hardware backbone of todays informa-
tion society and the power dissipation has recently become the greatest chal-
lenge, affecting the lifetime of existing portable equipments, the sustainabil-
ity of large and growing in number data centers, and the feasibility of energy
autonomous systems for ambiance intelligence,1, 2 and of sensor networks for
implanted monitoring and actuation medical devices.3 While the scaling of
the supply voltage, VDD, is recognized as the most effective measure to reduce
switching power in digital circuits, the performance loss and increased device
to device variability are a serious hindrance to the VDD scaling down to 0.5 V or
below.
The voltage scalability of VLSI systems may be significantly improved by re-
sorting to innovations in the transistor technology and, in this regard, the ITRS
has singled out Tunnel filed effect transistors (FETs) as the most promising tran-
sistors to reduce the sub-threshold swing, SS, below the 60 mV/dec limit of
MOSFETs (at room temperature), and thus to enable a further VDD scaling.4, 5
Several device architectures and materials are being investigated to develop
Tunnel FETs offering both an attractive on current and a small SS, including
III-V based transistors possibly employing staggered or broken bandgap hetero-
junctions,6–9 or strain engineering.10 Even if encouraging experimental results
have been reported for the on-current in III-V Tunnel FETs, to achieve a sub 60
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mV/dec subthreshold swing is still a real challenge in these devices, probably
due to the detrimental effects of interface states.6, 11, 12 Therefore, as of today
the investigation of new material systems and innovative device architectures
for high performance Tunnel FETs is a timely research field in both the applied
physics and the electron device community.
In such a contest, two-dimensional (2D) crystals attract increasingly more
attention primarily due to their scalability, step-like density of states and ab-
sence of broken bonds at interface. They can be stacked to form a new class
of tunneling transistors based on an interlayer tunneling occurring in the di-
rection normal to the plane of the 2D materials. In fact tunneling and reso-
nant tunneling devices have been recently proposed,13 as well as experimen-
tally demonstrated for graphene-based transistors.14, 15 Furthermore, monolay-
ers of group-VIB transition metal dichalcogenides MX2 (M = Mo, W; X = S, Se,
Te) have recently attracted remarkable attention for their electronic and optical
properties.16, 17 Monolayers of transition-metal dichalcogenides (TMDs) have a
bandgap varying from almost zero to 2 eV with a sub-nanometer thickness such
that these materials can be considered approximately as two-dimensional crys-
tals.18 The sub-nanometer thickness of TMDs can provide excellent electrostatic
control in a vertically stacked heterojunction. Furthermore, the 2D nature of
such materials make them essentially immune to the energy bandgap increase
produced by the vertical quantization when conventional 3D semiconductors
are thinned to a nanoscale thickness, and thus immune to the corresponding
degradation of the tunneling current density.19 Moreover, the lack of dangling
bonds at the surface of TMDs may allow for the fabrication of material stacks
with low densities of interface defects,19 which is another potential advantage
of TMDs materials for Tunnel FETs applications.
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In this paper we propose a two-dimensional heterojunction interlayer tun-
neling field effect transistor (Thin-TFET) based on 2D semiconductors and de-
velop a transport model based on the transfer-Hamiltonian method to describe
the current voltage characteristics and discuss, in particular, the subthreshold
swing. In Section 2.2 we first present the device concept and illustrate examples
of the vertical electrostatic control, then we develop a formalism to calculate the
tunneling current. Upon realizing that the subthreshold swing of the Thin-TFET
is ultimately determined by the energy broadening, in Sec.2.2.3 we show how
this important physical factor has been included in our calculations. In Sec.2.2.4
we address the effect of a possible misalignment between the two 2D semicon-
ductor layers, while in Sec.2.2.5 we derive some approximated, analytical ex-
pressions for the tunneling current density, which are useful to gain insight in
the transistor operation and to guide the device design. In Sec.2.3.2 we present
the results of numerically calculated transfer characteristics for the Thin-TFET
based on MoS2 and WSe2, and effects of correlation lengths, interlayer thick-
nesses, and energy broadening. In Sec.2.4 we discuss both n-type and p-type
Thin-TFETs employing a promising material system of 2H-WSe2 and 1T-SnSe2,
along with their capacitance model in Sec.2.4.2. The effect of a non-uniform van
der Waals gap thickness and the external source and drain total access resis-
tance are also discussed in Sec.2.4.1. Using the simulated results, we present the
benchmarking results in Sec.2.4.3 and finally in Sec.2.5 we draw some conclud-
ing remarks about the modeling approach developed in the paper and about
the design perspectives for the Thin-TFET.
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2.2 Modeling of the Tunneling Transistor
2.2.1 Device Concept and Electrostatics
The device structure and the corresponding band diagram are sketched in
Fig.2.1, where the 2D materials are assumed to be semiconductors with sizable
energy bandgap, for example, transition-metal dichalcogenide (TMD) semicon-
ductors without losing generality.17, 20 Both the top 2D and the bottom 2D mate-
rial is a monolayer and the thickness of the 2D layers is neglected in the model-
ing of the electrostatics.
The working principle of the tunneling transistor sketched in Fig.2.1(a) can
be explained as follows. When the conduction band edge ECT of the top 2D layer
is higher than the valence band edge EVB of the bottom 2D layer (see Fig.2.2(a)),
there are no states in the top layer to which the electrons of the bottom layer can
tunnel into. This corresponds to the off state of the device. When ECT is pulled
below EVB (see Fig.2.2(b)), a tunneling window is formed and consequently an
interlayer tunneling can flow from the bottom to the top 2D material. The cross-
ing and uncrossing between the top layer conduction band and the bottom layer
valence band is governed by the gate voltages and it is described by the electro-
statics of the device.
To calculate the band alignment along the vertical direction of the intrinsic
device in Fig.2.1 we write the Gauss law linking the sheet charge in the 2D ma-
terials to the electric fields in the surrounding insulating layers, which leads to
CTOXVTOX −CIOXVIOX = e(pT − nT + ND)
CBOXVBOX +CIOXVIOX = e(pB − nB + NA)
(2.1)
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Figure 2.1: (a) Schematic device structure for the Thin-TFET, where VTG, VBG
and VDS are the top gate, bottom gate and drain to source voltages; (b) sketch
of the band diagram, where ΦM,T , ΦM,B are the work-functions and EF,MT , EF,MB
the Fermi levels of the metal gates, while χ2D,T , χ2D,B are the electron affinities,
EFT , EFB the Fermi levels, ECT , ECB the conduction band edges and EVT , EVB the
valence band edges respectively in the top and bottom 2D layer. VTOX, VIOX and
VBOX are the potential drops respectively across the top oxide, interlayer and
bottom oxide.
where CT (I,B)OX is the capacitance per unit area of top oxide (interlayer, bottom
oxide) and VT (I,B)OX is the potential drop across top oxide (interlayer, bottom ox-
ide). The potential drop across the oxides can be written in terms of the external
voltages VTG, VBG, VDS and of the energy eφn,T = ECT − EFT and eφp,T = EFB − EVB
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Figure 2.2: Sketch of the band alignments in a Thin-TFET between the top and
bottom 2D layer in: (a) OFF state and (b) ON state.
defined in Fig.2.1(b) as
eVTOX = eVTG + eφn,T − eVDS + χ2D,T − ΦM,T
eVBOX = eVBG − eφp,B + EGB + χ2D,B − ΦM,B
eVIOX = eVDS − eφp,B − eφn,T + EGB + χ2D,B − χ2D,T
(2.2)
where EFT , EFB are fermi levels of majority carriers in the top and bottom layer.
nT , pT are the electron and hole concentration in the top layer, nB, pB the concen-
trations in bottom layer, χ2D,T , χ2D,B are the electron affinities of the 2D materials,
ΦT , ΦB the workfunctions of the top and back gate and EGB is the energy gap in
the bottom layer. Eq. 2.2 implicitly assumes that the majority carriers of the two
2D materials are at thermodynamic equilibrium with their Fermi levels, with
the split of the Fermi levels set by the external voltages (i.e. EFB−EFT=eVDS ),
and the electrostatic potential essentially constant in the 2D layers.
Since in our numerical calculations we shall employ a parabolic effective
mass approximation for the energy dispersion of the 2D materials, as discussed
more thoroughly in Sec.2.3, the carrier densities can be readily expressed as an
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analytic function of eφn,T and eφp,B21
n(p) =
gvmc(mv)kBT
pi~2
ln
[
exp
(
−qφn,T (φp,B)
kBT
)
+ 1
]
(2.3)
where gv is the valley degeneracy.
When Eq.2.2 and Eq.2.3 are inserted in Eq.2.1, we obtain two algebraic equa-
tions for φn,T and φp,B that can be solved numerically and describe the electro-
statics in a one dimensional section of the device.
2.2.2 Transport Model
In this section we develop a formalism to calculate the tunneling current based
on the transfer-Hamiltonian method,22–24 as also revisited recently for resonant
tunneling in graphene transistors.13, 14, 25 We start by writing the single particle
elastic tunneling current as
I = gv
4pie
~
∑
kT ,kB
|M(kT ,kB)|2δ(EB(kB) − ET (kT ))( fB − fT ) (2.4)
where e is the elementary charge, kB, kT are the wave-vectors respectively in
the bottom and top 2D material, EB(kB) ET (kT ) denote the corresponding ener-
gies, fB and fT are the Fermi occupation functions in the bottom and top layer
(depending respectively on EFB and EFT , see Fig.2.1), and gv is the valley degen-
eracy. The matrix element M(kT ,kB) expresses the transfer of electrons between
the two 2D layers is given by14
M(kT ,kB) =
∫
A
dr
∫
dzψ†T,kT (r, z)Usc(r, z)ψB,kB(r, z) (2.5)
where ψB,kB (ψT,kT ) is the electron wave-function in the bottom (top) 2D layer and
Usc(r, z) is the perturbation potential in the interlayer region.
25
Eq.2.5 acknowledges the fact that in real devices several physical mecha-
nisms occurring in the interlayer region can result in a relaxed conservation of
the in plane wave-vector k in the tunneling process. We will return to the dis-
cussion of Usc(r, z) in this section.
To proceed in the calculation of M(kT ,kB) we write the electron wave-
function in the Bloch function form as
ψk(r, z) =
1√
NC
eik·r uk(r, z) (2.6)
where uk(r, z) is a periodic function of r and NC is the number of unit cells in
the overlapping area A of the two 2D materials. Eq.2.6 assumes the following
normalization condition: ∫
ΩC
dρ
∫
z
dz|uk(ρ, z)|2 = 1 (2.7)
where ρ is the in-plane abscissa in the unit cell area ΩC and A=NCΩC.
The wave-function ψk(r, z) is assumed to decay exponentially in the inter-
layer region with a decay constant κ;13, 14 such a z dependence is absorbed in
uk(r, z) and we do not need to make it explicit in our derivations. It should be
noticed that absorbing the exponential decay in uk(r, z) recognizes the fact that
in the interlayer region the r dependence of the wave-function changes with z.
In fact, as already discussed,13 while the uk(r, z) are localized around the basis
atoms in the two 2D layers, these functions are expected to spread out while
they decay in the interlayer region, so that the r dependence becomes weaker
when moving farther from the 2D layers.
To continue in the calculation of M(kT ,kB) we let the scattering potential in
the interlayer region be separable in the form14
Usc(r, z) = VB(z) FL(r) (2.8)
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where FL(r) is the in-plane fluctuation of the scattering potential, which is essen-
tially responsible for the relaxation of momentum conservation in the tunneling
process.
By substituting Eqs.2.6 and 2.8 in Eq.2.5 and writing r=r j+ρ, where r j is a
direct lattice vector and ρ is the in-plane position inside each unit cell, we obtain
M(kT ,kB) =
1
NC
NC∑
j=1
ei(kB−kT )·r j
∫
ΩC
dρ
∫
dz ei(kB−kT )·ρ ×
× u†T,kT (r j + ρ, z) FL(r j + ρ)VB(z) uB,kB(r j + ρ, z) (2.9)
We now assume that FL(r) corresponds to relatively long range fluctuations so
that it can be taken as approximately constant inside a unit cell, and that, fur-
thermore, the top and bottom 2D layer have the same lattice constant, hence the
Bloch functions uT,kT and uB,kB have the same periodicity in the r plane. More-
over, for the time being we consider that the conduction band minimum in the
top layer and the valence band maximum in the bottom layer are at the same
point of the 2D Brillouin zone, so that q=kB−kT is small compared to the size of
the Brillouin zone and eiq·ρ is approximately 1.0 inside a unit cell. These consid-
erations and approximations allow us to rewrite Eq.2.9 as
M(kT ,kB) ' 1NC
NC∑
j=1
eiq·r jFL(r j)
∫
ΩC
dρ
∫
dz u†T,kT (ρ, z)VB(z) uB,kB(ρ, z) (2.10)
where the integral in the unit cell has been written for r j=0 because it is inde-
pendent of the unit cell.
Consistently with the assumption that kB and kT are small compared to the
size of the Brillouin zone, in Eq.2.10 we neglect the kB (kT ) dependence of uB,kB
(uT,kT ) and simply set uT,kT (ρ, z)≈u0T (ρ, z), uB,kB(ρ, z)≈u0B(ρ, z), where u0T (ρ, z) and
u0B(ρ, z) are the periodic parts of the Bloch function at the band edges, which is
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the simplification typically employed in the effective mass approximation ap-
proach.21 By recalling that the u0B and u0T retain the exponential decay of the
wave-functions in the interlayer region with a decay constant κ, we now write∫
ΩC
dρ
∫
dz u†0T (ρ, z)VB(z) u0B(ρ, z) ' MB0 e−κTIL (2.11)
where TIL is the interlayer thickness and MB0 is a k independent matrix element
that will remain a prefactor in the final expression for the tunneling current.
Since FL(r) has been assumed a slowly varying function over a unit cell, then
the sum over the unit cells in Eq.2.10 can be rewritten as a normalized integral
over the tunneling area
1
Ωc NC
NC∑
j=1
Ωc eiq·r jFL(r j) ' 1A
∫
A
eiq·rFL(r)dr (2.12)
By introducing Eq.2.11 and 2.12 in Eq.2.10 we can finally express the squared
matrix element as
|M(kT ,kB)|2 ' |MB0|
2 S F(q)
A
e−2κTIL (2.13)
where q=kB−kT and SF(q) is the power spectrum of the random fluctuation de-
scribed by FL(r), which is defined as21
S F(q) =
1
A
∣∣∣∣∣∫
A
eiq·rFL(r)dr
∣∣∣∣∣2 (2.14)
By substituting Eq.2.13 in Eq.2.4 and then converting the sums over kB and kT
to integrals we obtain
I =
gve |MB0|2 A
4pi3~
e−2κTIL
∫
kT
∫
kB
dkT dkB S F(q) δ(EB(kB) − ET (kT )) ( fB − fT ) (2.15)
Before we proceed with some important integrations of the basic model that will
be discussed in Secs.2.2.3 and 2.2.4, a few comments about the results obtained
so far are in order below.
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According to Eq.2.15 the current is proportional to the squared matrix ele-
ment |MB0|2 defined in Eq.2.11 and decreases exponentially with the thickness
interlayer TIL according to the decay constant κ of the wave-functions. Attempt-
ing to derive a quantitative expression for MB0 is admittedly very difficult, in
fact it is difficult to determine how the periodic functions u0T (ρ, z) and u0B(ρ, z)
spread out when they decay in the barrier region and, furthermore, it is not
even perfectly clear what potential energy or Hamiltonian should be used to
describe the barrier region itself, which is an issue already recognized and thor-
oughly discussed in the literature since a long time.24 Our model essentially
circumvents these difficulties by resorting to the semi-empirical formulation of
the matrix element given by Eq.2.11, where MB0 is left as a parameter to be de-
termined and discussed by comparing to experiments.
It is also worth noting that in our calculations we have not explicitly dis-
cussed the effect of spin-orbit interaction in the bandstructure of 2D materials,
even if giant spin-orbit couplings have been reported in 2D transition-metal
dichalcogenides.26 If the energy separations between the spin-up and spin-
down bands are large, then the spin degeneracy in current calculations should
be one instead of two, which would affect the current magnitude but not its
dependence on the gate bias. Our calculations neglected also the possible mod-
ifications of band structure in the TMD materials produced by the vertical elec-
trical field, in fact we believe that in our device the electrical field in the 2D
layers is not strong enough to make such effects significant.27
The decay constant κ in the interlayer region may be estimated from the
electron affinity difference between the 2D layers and the interlayer material.13
Moreover, according to Eq.2.15 the constant κ determines the dependence of the
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current on TIL, so that κ may be extracted by comparing to experiments dis-
cussing such a dependence, which, for example, have been recently reported
for the interlayer tunneling current in a graphene-hBN system.15
As for the spectrum SF(q) of the scattering potential, in our calculations we
utilize
S F(q) =
piL2C
(1 + q2L2C/2)3/2
(2.16)
where LC is the correlation length, which in our derivations has been assumed
large compared to the size of a unit cell. Eq.2.16 is consistent with an exponential
form for the autocorrelation function of FL(r),21 and a similar q dependence has
been recently employed to reproduce the experimentally observed line-width
of the resonance region in graphene interlayer tunneling transistors.14 Such a
functional form can be representative of phonon assisted tunneling, short-range
disorder,28 charged impurities29 or Moire´ patterns that have been observed, for
instance, at the graphene-hBN interface.30–32 We will see in Sec.2.2.5 that the
LC has an influence on the gate voltage dependent current, which has a neat
physical interpretation, hence a comparison to experimental data will be very
informative for an estimate of LC.
2.2.3 Effects of Energy Broadening
According to Eq.2.4 and Eq.2.15 the tunneling current is simply zero when there
is no energy overlap between the conduction band in the top layer and the va-
lence band in the bottom layer, that is for ECT>EVB. In a real device, however, the
2D materials will inevitably have phonons, disorder, host impurities in the 2D
layer and be affected by the background impurities in the surrounding materi-
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als, so that a finite broadening of the energy levels is expected to occur because
of the statistical potential fluctuations superimposed to the ideal crystal struc-
ture.33 The energy broadening in 3D semiconductors is known to lead to a tail of
the density of states (DoS) in the gap region, that has been also observed in op-
tical absorption measurements and denoted Urbach tail.34, 35 It is thus expected
that the finite energy broadening will be a fundamental limit to the abruptness
of the turn on characteristic attainable with the devices of this work, hence it is
important to include this effect in our model.
Energy broadening in the 2D systems can stem from the interaction with ran-
domly distributed impurities and disorder in the 2D layer or in the surrounding
materials,33, 36, 37 by scattering events induced by the interfaces,38 as well as by
other scattering sources. We recognize the fact that a detailed description of the
energy broadening is exceedingly complicated due to the many-body and sta-
tistical fluctuation effects,39 and thus resort to a relatively simple semi-classical
treatment36,.33 We start by recalling that the density of states ρ0(E) for a 2D layer
with no energy broadening is
ρ0(E) =
gsgv
4pi2
∫
k
dk δ [E − E(k)] (2.17)
where E(k) denotes the energy relation with no broadening and gs, gv are spin
and valley degeneracy. In the presence of a randomly fluctuating potential V(r),
instead, the DoS can be written as33, 36
ρ(E) =
∫ ∞
0
dv ρ0(v)Pv(E − v)
=
gsgv
4pi2
∫
k
dk
[∫ ∞
0
dv δ [v − E(k)] Pv(E − v)
]
=
gsgv
4pi2
∫
k
dk Pv [E − E(k)]
(2.18)
where Pv(v) is the distribution function for V(r) (to be further discussed below),
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and we have used the ρ0(E) definition in Eq.2.17 to go from the first to the second
equality.
Comparing Eq.2.18 to Eq.2.17, we see that the ρ(E) of the system in the
presence of broadening can be calculated by substituting the Dirac function in
Eq.2.17 with a finite width function Pv(v), which is the distribution function of
V(r) and it is thus normalized to one.
In order to include the energy broadening in our current calculations, we
rewrite the tunneling rate in Eq.2.4 as
1
τkT ,kB
=
2pi
~
|M(kT ,kB)|2δ [ET (kT ) − EB(kB)]
=
2pi
~
|M(kT ,kB)|2
∫ ∞
−∞
dEδ [E − ET (kT )] δ [E − EB(kB)]
(2.19)
and note that, consistently with Eq.2.18, the energy broadening can be included
in the current calculation by substituting δ[E −E(k)] with Pv[E −E(k)]. By doing
so the tunneling rate becomes
1
τkT ,kB
' 2pi
~
|M(kT ,kB)|2S E(ET (kT ) − EB(kB)) (2.20)
where we have introduced an energy broadening spectrum S E that is defined as
S E(ET (kT ) − EB(kB)) =
∫ ∞
−∞
dEPvT [E − ET (kT )] PvB [E − EB(kB)] (2.21)
where PvT and PvB is the potential distribution function due to the presence of
randomly fluctuating potential V(r) in the top and the bottom layer, respectively.
On the basis of Eq.2.20, in our model for the tunneling current we accounted
for the energy broadening by using in all numerical calculations the broaden-
ing spectrum S E(ET (kT )−EB(kB)) defined in Eq.2.21 in place of δ[ET (kT )−EB(kB)].
More precisely we used a Gaussian potential distribution for both the top and
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the bottom layer
Pv(E − Ek0) = 1√
piσ
e−(E−Ek0)
2/σ2 (2.22)
which has been derived by Evan O.Kane for a broadening induced by randomly
distributed impurities,36 in which case σ can be expressed in terms of the aver-
age impurity concentration.
Quite interestingly, for the Gaussian spectrum in Eq.2.22 the overall broad-
ening spectrum S E defined in Eq.2.21 can be calculated analytically and reads
S E(ET (kT ) − EB(kB)) = 1√
pi(σ2T + σ
2
B)
e−(ET (kT )−EB(kB))
2/σ2
.
(2.23)
Hence also SE has a Gaussian spectrum, where σT and σB are the broadening
energies for the top and bottom 2D layer, respectively.
2.2.4 Rotational Misalignment and Tunneling Between In-
equivalent Extrema
The derivations in Sec.2.2.2 assumed that there is a perfect rotational alignment
between the top and the bottom layer and that the tunneling occurs between
equivalent extrema in the Brillouin zone, that is tunneling from a K to a K ex-
tremum (or from K′ to K′ extremum). We now denote by θ the angle expressing
a possible rotational misalignment between the two 2D layers (see Fig.2.3), and
still assume that the top 2D crystal has the same lattice constant a0 as the bottom
2D crystal. The principal coordinate system is taken as the crystal coordinate
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system in the bottom layer, and we denote with r′, k′ the position and wave
vectors in the crystal coordinate system of the top layer (with r, k being the
vectors in the principal coordinate system). The wave-function in the top layer
has the form given in Eq.2.6 in terms of r′, k′, hence in order to calculate the
matrix element in the principal coordinate system we start by writing r′=RˆB→T r,
k′=RˆB→Tk, where RˆB→T is the rotation matrix from the bottom to the top coor-
dinate system, with RˆT→B=[RˆB→T ]T being the matrix going from the top to the
bottom coordinate system and MT denoting the transpose of the matrix M. The
rotation matrix can be written as
RˆT→B =
 cosθ −sinθsinθ cosθ
 (2.24)
in terms of the rotational misalignment angle θ.
Figure 2.3: Sketch of a possible rotational misalignment between the top and
bottom 2D layer, x-y is the reference coordinate for the bottom 2D layer and x’-y’
is the reference coordinate for the top 2D layer. θ is the rotational misalignment
angle. We assume the top layer and the bottom layer have the same lattice
constant a0.
Consistently with Sec.2.2.2 we set uT,kT (r′, z)≈u0T (r′, z), uB,kB(r, z)≈u0B(r, z),
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where u0T (r′, z), u0B(r, z) are the periodic part of the Bloch function respectively
at the band edge in the top and bottom layer. We then denote withK0T the wave-
vector at the conduction band edge in the top layer (expressed in the top layer
coordinate system), and with K0B the wave-vector at the valence band edge in
the bottom layer (expressed in the principal coordinate system); the derivations
in this section account for the fact that K0T and K0B may be inequivalent extrema
(i.e. K0T,K0B).
By expressing r′ and k′ in the principal coordinate system we can essentially
follow the derivations in Sec.2.2.2 and write the matrix element as
M(kT ,kB) ' 1NC
NC∑
j=1
ei(q+QD)·r jFL(r j) ×
×
∫
ΩC
dr
∫
dz u†0T (RˆB→T (r j + ρ), z)VB(z) u0B(r j + ρ, z) (2.25)
where q=(kB−kT ) and we have introduced the vector
QD = K0B − RˆT→BK0T (2.26)
Eq.2.25 is an extension of Eq.2.10 that accounts for a possible rotational mis-
alignment between the 2D layers and describes also the tunneling between in-
equivalent extrema. The vector QD is zero only for tunneling between equiva-
lent extrema (i.e. K0B=K0T ) and for a perfect rotational alignment (i.e. θ=0). Con-
sidering a case where all extrema are at the K point, we have |K0B|=|K0T |=4pi/3a0,
then for K0B=K0T the magnitude of QD is simply given by QD=(8pi/3a0) sin(θ/2).13
One significant difference in Eq.2.25 compared to Eq.2.10 is that, in the pres-
ence of rotational misalignment, the top layer Bloch function u0T (RˆB→Tr, z) has
a different periodicity in the principal coordinate system from the bottom layer
u0B(r, z). Consequently the integral over the unit cells of the bottom 2D layer
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is not the same in all unit cells, so that the derivations going from Eq.2.10 to
Eq.2.15 should be rewritten accounting for a matrix element MB0, j depending on
the unit cell j. Such an MB0, j could be formally included in the calculations by
defining a new scattering spectrum that includes not only the inherently ran-
dom fluctuations of the potential FL(r), but also the cell to cell variations of the
matrix element MB0, j. A second important difference of Eq.2.25 compared to
Eq.2.10 lies in the presence of QD in the exponential term multiplying FL(r j).
For the case of tunneling between inequivalent extrema and with a negligible
rotational misalignment (i.e. θ'0), Eq.2.26 gives QD=K0B−K0T and the current
can be expressed as in Eq.2.15 but with the scattering spectrum evaluated at
|q+QD|. Since in this case the magnitude of QD is comparable to the size of the
Brillouin zone, the tunneling between inequivalent extrema is expected to be
substantially suppressed if the correlation length Lc of the scattering spectrum
SR(q) is much larger than the lattice constant, as it has been assumed in all the
derivations.
Quite interestingly, the derivations in this section suggest that a possible ro-
tational misalignment is expected to affect the absolute value of the tunneling
current but not to change significantly its dependence on the terminal voltages.
From a technological viewpoint, if the stack of the 2D materials is obtained
using a dry transfer method the rotational misalignment appears inevitable.14, 40
Experimental results have shown that, when the stack of 2D materials is ob-
tained by growing the one material on top of the other, the top 2D and bottom
2D layer can have a fairly good angular alignment.41, 42
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2.2.5 An Analytical Approximation for the Tunneling Current
The numerical calculations for the tunneling current obtained with the model
derived in Secs.2.2.2 and 2.2.3 will be presented in Sec.2.3, while in this section
we discuss an analytical, approximated expression for the tunneling current
which is mainly useful to gain an insight about the main physical and mate-
rial parameters affecting the current versus voltage characteristic of the Thin-
TFET. In order to derive an analytical current expression we start by assuming
a parabolic energy relation and write
EVB(kB) = EVB − ~
2k2B
2mv
ECT (kT ) = ECT +
~2k2T
2mc
(2.27)
where EVB(kB), ECT (kT ) are the energy relation respectively in the bottom layer
valence band and top layer conduction band and mv, mc the corresponding ef-
fective masses.
In the analytical derivations we neglect the energy broadening and start from
Eq.2.15, so that the model is essentially valid only in the on-state of the device,
that is for ECT<EVB.
We now focus on the integral over kB and kT in Eq.2.15 and first introduce
the polar coordinates kB=(kB,θB), kT=( kT ,θT ), and then use Eq.2.27 to convert
the integrals over kB, kT to integrals over respectively EB, ET , which leads to
I ∝
∫
kT
∫
kB
dkT dkB S F(q) δ(EB(kB) − ET (kT )) ( fB − fT ) (2.28)
=
mcmv
~4
∫ 2pi
0
dθB
∫ 2pi
0
dθT
∫ ∞
ECT
dET
∫ EVB
−∞
dEB S F(q) δ(EB − ET ) ( fB − fT )
where the spectrum S F(q) is given by Eq.2.16 and thus depends only on the
magnitude q of q=kB−kT . Assuming ECT<EVB, the Dirac function reduces one of
the integrals over the energies and sets E=EB=ET , furthermore the magnitude
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of q=kB−kT depends only on the angle θ=θB−θT , so that Eq.2.28 simplifies to
I ∝ mcmv(2pi)
~4
∫ 2pi
0
dθ
∫ EVB
ECT
dE S F(q) ( fB − fT ) (2.29)
In the on-state condition (i.e. for ECT<EVB), the zero Kelvin approximation for
the Fermi-Dirac occupation functions fB, fT can be introduced to further simplify
Eq.2.29 to
I ∝ mcmv(2pi)
~4
∫ 2pi
0
dθ
∫ Emax
Emin
dE S F(q) (2.30)
where Emin=max{ECT , EFT}, Emax=min{EVB, EFB} define the tunneling window
[Emax − Emin].
The evaluation of Eq.2.30 requires to express q as a function of the energy E
inside the tunneling window and of the angle θ between kB and kT . By recalling
q2=k2B+k
2
T−2kBkT cos(θ), we can use Eq.2.27 to write
q2 =
2mv
~2
(EVB − E) + 2mc
~2
(E − ECT ) − 4
√
mcmv
~2
√
(EVB − E)(E − ECT ) cos(θ) (2.31)
with E=EB=ET . When Eq.2.31 is substituted in the spectrum SF(q) the resulting
integrals over E and θ in Eq.2.30 cannot be evaluated analytically. Therefore to
proceed further we now examine the maximum value taken by q2. The θ value
leading to the largest q2 is θ=pi, and the resulting q2 expression can be further
maximized with respect to the energy E varying in the tunneling window. The
energy leading to maximum q2 is
EM =
ECT + (mc/mv)EVB
1 + (mc/mv)
(2.32)
and the corresponding q2M is
q2M =
2(mc + mv)(EVB − ECT )
~2
(2.33)
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When neither the top nor the bottom layer are degenerately doped the tun-
neling window is given by Emin=ECT and Emax=EVB, in which case the EM defined
in Eq.2.32 belongs to the tunneling window and the maximum value of q2 is
given by Eq.2.33. If either the top or the bottom layer is degenerately doped
the Fermi levels become the edges of the tunneling window and the maximum
value of q2 may be smaller than in Eq.2.33.
A drastic simplification in the evaluation of Eq.2.30 is obtained for q2M1/L2c ,
in which case Eq.2.16 returns to SF(q)≈piL2c , so that by substituting SF(q) in
Eq.2.29 and then in Eq.2.15 the expression for the current simplifies to
I ' egvA(mcmv)
~5
|MB0|2 e−2κTIL L2c (Emax − Emin) (2.34)
where we recall that Emin=max{ECT , EFT}, Emax=min{EVB, EFB} define the tun-
neling window.
It should be noticed that Eq.2.34 is consistent with a complete loss of mo-
mentum conservation, so that the current is simply proportional to the integral
over the tunneling window of the product of the density of states in the two 2D
layers. Since for a parabolic effective mass approximation the density of states
is energy independent, the current turns out to be simply proportional to the
width of the tunneling window. In physical terms, Eq.2.34 corresponds to a
situation where the scattering produces a complete momentum randomization
during the tunneling process.
As can be seen, as long as the top layer is not degenerate we have Emin=ECT
and the tunneling window widens with the increase of the top gate voltage
VT,G, hence according to Eq.2.34 the current is expected to increase linearly with
VT,G. However, when the tunneling window increases to such an extent that
q2M becomes comparable to or larger than 1/L
2
c , then part of the q values in the
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integration of Eq.2.30 belong to the tail of the spectrum SF(q) defined in Eq.2.16,
and so their contribution to the current becomes progressively vanishing. The
corresponding physical picture is that, while the tunneling window increases,
the magnitude of the wave-vectors in the two 2D layers also increases, and con-
sequently the scattering can no longer provide momentum randomization for
all the possible wave-vectors involved in the tunneling process. Under these
circumstances the current is expected to first increase sub-linearly with VTG and
eventually saturate for large enough VTG values.
2.3 Numerical Results for the Tunneling Current
2.3.1 Parabolic Band Approximation
The 2D materials used for the tunneling current calculations reported in this
paper are the hexagonal monolayer MoS 2 and WTe2. The band structure for
MoS 2 and WTe2 have been calculated by using a density functional theory (DFT)
approach,18, 43 showing that these materials have a direct bandgap with the band
edges for both the valence and the conduction band residing at the K point in
the 2D Brillouin zone. Fig.2.4 shows that in a range of about 0.4 eV from the
band edges the DFT results can be fitted fairly well by using an energy relation
based on a simple parabolic effective mass approximation (dashed lines). Hence
the parabolic effective mass approximation appears adequate for the purposes
of this work, which is focussed on a device concept for extremely small supply
voltages (< 0.5 V). The values for the effective masses inferred from the fitting of
the DFT calculations are tabulated in Tab.2.1 together with some other material
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parameters relevant for the tunneling current calculations.
Figure 2.4: (a) Band structure for hexagonal monolayer MoS2 and (b) hexagonal
monolayer WTe2 as obtained using DFT method described in the paper of C.
Gong et.al.18 The dashed lines represent the analytical approximation obtained
with a parabolic effective mass model.
2.3.2 Effects of Correlation Lengthes, Interlayer Thicknesses
and Energy Broading
Bandgap Electron affinity Conduction band Valence band
(eV) (χ) effective mass (m0) effective mass (m0)
MoS2 1.8 4.30 0.378 0.461
WTe2 0.9 3.65 0.235 0.319
Table 2.1: The band gaps, electron affinities and effective masses used for MoS2
and WTe2
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In all current calculations we assume a top gate work function of 4.17 eV
(Aluminium) and back gate work function of 5.17 eV (p++ Silicon) and the top
and bottom oxide have an effective oxide thickness (EOT) of 1 nm (see Fig.2.1).
The top 2D layer consists of hexagonal monolayer MoS2 while the bottom 2D
layer is hexagonal monolayer WTe2. An n-type and p-type doping density of
1012cm−2 by impurities and full ionization are assumed respectively in the top
and bottom 2D layer and the relative dielectric constant of the interlayer mate-
rial is set to 4.2 (e.g. boron nitride). The voltage VDS between the drain and the
source is set to 0.3 V and the back gate is grounded for all calculations, unless
otherwise stated.
As already pointed out in Sec.2.2.2, it is very difficult to derive a quantitative
expression for the tunneling matrix element MB,0. However, the value of MB,0
could be inferred from the experimental data. In the lack of experimental data
for a vertical transistor consisting of transition-metal dichalcogenides, we have
set the value of MB,0 to be 0.01 eV in our calculations so that the resultant current
density is in the same order of magnitude with the experimental value reported
in the graphene/hBN system.44
In Fig. 2.5, the results of numerical calculations are shown for the band
alignment and the current density versus the top gate voltage VTG. Figure 2.5(a)
shows that the top gate voltage can effectively govern the band alignment in the
device and, in particular, the crossing and uncrossing between the conduction
band minimum ECT in the top layer and the valence band maximum EVB in the
bottom layer, which discriminates between the on and off state of the transistor.
The IDS versus VTG characteristic in Fig.2.5(b) can be roughly divided into
three different regions: sub-threshold region, linear region and saturation re-
42
Figure 2.5: Numerical results of (a) band alignment versus the top gate voltage
VTG and (b) tunnel current density versus the top gate voltage VTG for differ-
ent values of the correlation length LC. The parameters used in (b) are: ma-
trix element is MB0 = 0.01 eV ; decay constant of wave-function in the interlayer
is κ = 3.8 nm−1; energy broadening is σ = 10meV and interlayer thickness is
TIL = 0.6 nm (e.g. 2 atomic layers of BN). VBG = 0 and VDS = 0.3V in both (a) and
(b).
gion. The sub-threshold region corresponds to the condition ECT>EVB (see also
Fig.2.5(a)), where the very steep current dependence on VTG is illustrated better
in Fig.2.6 and will be discussed below.
In the second region IDS exhibits an approximately linear dependence on
VTG, in fact the current is roughly proportional to the energy tunneling window,
as discussed in Sec.2.2.5 and predicted by Eq.2.34, because the tunneling win-
dow is small enough that the condition q2M1/L2c is fulfilled. In this region IDS
is proportional to the long-wavelength part of scattering spectrum (i.e. small
q values), hence the current increases with Lc, as expected from Eq.2.34. The
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super-linear behavior of IDS at small VTG values observed in Fig.2.5(b) is due to
the tail of the Fermi occupation function in the top layer. When VTG is increased
above approximately 0.5V, the current in Fig.2.5(b) enters the saturation region,
where IDS increasing with VTG slows down because of the decay of the scattering
spectrum SR(q) for q values larger than 1/Lc (see Eq.2.16).
Figure 2.6: Numerical calculations for: (a) current density versus VTG with sev-
eral interlayer thicknesses; (b) current density versus VTG with different values
of energy broadening σ. The insert shows that SS increases with σ, and a SS
value of 60 mV/dec corresponds to a energy broadening as high as 40 meV. The
matrix element is MB0 = 0.01 eV ; the decay constant of wave-function in the in-
terlayer is κ = 3.8 nm−1. In (a) the energy broadening is σ = 10meV . In (b) the
interlayer thickness is TIL = 0.6 nm (e.g. 2 atomic layers of BN). VBG = 0 and
VTG = 0.3V in both (a) and (b).
In Fig.2.6 we analyze the I-V curves for different interlayer thicknesses TIL
and broadening energies σ; in all cases an average inverse sub-threshold slope
(SS) is extracted in the IDS range from 10−5 and 10−2 µA/µm2. Figure 2.6(a) shows
that the tunneling current increases exponentially by decreasing TIL, and the de-
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cay constant κ=3.8 nm−1 employed in our calculations results in a dependence
on TIL that is roughly consistent with the dependence experimentally reported
in graphene based interlayer tunneling devices.15 The threshold voltages are
also shifted to lower values by increasing TIL. It can be seen that the TIL im-
pact on SS is overall weak and a very steep sub-threshold region is obtained
for all the TIL values examined in Fig.2.6(a). This is because, in order for the
Thin-TFET to obtain a small SS, it is absolutely necessary that VTG has a tight
control on the electrostatic potential in the top semiconductor layer, but has a
negligible influence on the potential of the bottom semiconductor layer. The SS
is thus insensitive to TIL as long as TIL does not change the control of VTG on
such potentials. In short, for Thin-TFETs, a larger interlayer thickness reduces
substantially the current density, but does not deteriorate SS.
Figure 2.6(b) shows that according to the model employed in our calcu-
lations SS is mainly governed by the parameter σ of the energy broadening
(Eq.2.22). This result is expected, as already mentioned in Sec.2.2.3, since in our
model the energy broadening is the physical factor setting the minimum value
for SS and the IDS versus VTG approaches a step-like curve when σ is zero due
to the step-like DoS of these 2D semiconductors.45 More specifically, Fig.2.6(b)
shows that according to our calculations the Thin-TFET may be able to provide
an SS below the 60mV/dec (i.e. the limit of conventional MOSFETs at room
temperature), even for fairly large broadening energies up to about 40 meV. It
is here worth noting that energy broadening and band tails have been already
recognized as a fundamental limit to the SS of band-to-band tunneling transis-
tors,46 and are not a specific concern of the Thin-TFET. As already mentioned
in Sec.2.2.3, the band tails in 3D semiconductors have been investigated by us-
ing thermal measurements and are described in terms of the so called Urbach
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parameter E0.34, 35 Values for E0 comparable to the room temperature thermal
energy, kBT'26meV, have been reported for GaAs and InP.47, 48 Our results sug-
gest that energy broadening and band tails in 2D materials play a critical role in
the minimum SS attainable by Thin-TFETs, and at the time of writing we are not
aware of experimental data reported for band tails in monolayers of transition-
metal dichalcogenides.
2.4 N-type and P-type Thin-TFETs
Out of various 2D semiconductors studied by density function theory calcula-
tions18 and experimental efforts, we chose the trigonal prismatic coordination
monolayer (2H) WSe2 and the octahedral coordination (CdI2 crystal structure)
monolayer (1T) SnSe2 (see Fig.2.7). WSe2/SnSe2 stacked-monolayer heterojunc-
tion can potentially form a near broken band alignment, which reduces the volt-
age drop in the van der Waals gap in the on-state condition.6 Since there is no
experimental band alignment reported for monolayer WSe2 and SnSe2, the band
alignment of the WSe2/SnSe2 system used in this work are based on the existing
experimental results of multilayer WSe2 and SnSe2,49–51 while their approximated
effective masses are based on the DFT results of monolayer WSe2 and SnSe218
(see Fig.2.7).
Following the complex band method,52 we assume the effective barrier
height EB of the van der Waals gap is 1 eV and the electron mass in the van der
Waals gap is the free electron mass m0, thus the decay constant is κ =
√
2m0EB/~
= 5.12 nm−1. In our model, we set the scattering correlation length LC in S F(q)
to LC=10 nm, which is also consistent with the value employed in;14 the energy
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Figure 2.7: An example to realize both n-type and p-type Thin-TFETs using one
pair of 2D semiconductors (2H-WSe2 and 1T-SnSe2) with near broken gap band
alignment. For the n-type Thin-TFET, SnSe2 is the top (i.e. drain) 2D layer and
WSe2 is the bottom (i.e. source) 2D layer, along with the top and back gate la-
beled as n-type in blue. While for the p-type Thin-TFET, WSe2 is the top (i.e.
drain) 2D layer and SnSe2 is the bottom (i.e. source) 2D layer, along with the top
and back gate labeled as p-type in red; Band gaps, electron affinities, effective
masses are shown for WSe2 and SnSe2. The n-type and p-type metal work func-
tions are tuned to give symmetric threshold voltages for the n-type and p-type
Thin-TFETs.
broadening σ is set to be 10 meV.
MB0 in Eq.2.15 is directly related to the interlayer charge transfer time τ across
the van der Waals gap, which can be written as53
τ−1 =
2pi
~
ρ|MB0|2e−2κTvdWS F(q) (2.35)
where ρ=gvm∗/pi~2 is the density of states (DOS). Recall the tunneling current
can be written as:
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JT =
gve |MB0|2 A
4pi3~
e−2κTvdW×∫
kT
∫
kB
dkT dkB S F(q) S E(EB − ET ) ( fB − fT )
(2.36)
As can be seen from Eq.2.35 and the expression of the scattering potential
spectrum SF(q) (given after Eq.2.36), due to scattering in our model, τ increases
with increasing q, which is the magnitude of the wave-vector difference across
the van der Waals gap defined as q=|kT−kB|. In a recent experiment, a charge
transfer time of 25 fs has been observed across the van der Waals gap between
a stacked-monolayer MoS2/WS2 heterostructure, which, according to Eq.2.35,
gives us MB0 ∼0.02 eV when q=0. We recognize that the charge transfer time
might be different for different 2D heterojunctions, nevertheless, this experi-
mentally determined charge transfer time is a reasonable value to use for the
first pass estimate. Thus, we choose MB0=0.02 eV in all following simulations.
Throughout this work, the gate length is set to be 15 nm, the back gate and
source are grounded. An effective oxide thickness (EOT) of 1 nm is used for
both the top and back oxide, which gives a top (back) oxide capacitance CTG
(CBG) of 0.518 fF/µm. The thickness of the van der Waals gap is set to 0.35 nm,
unless specified otherwise. We assume the relative dielectric constant of the van
der Waals gap is 1.0, therefore the van der Waals gap capacitance CvdW is 0.38
fF/µm. The external total access resistances are considered after the intrinsic
device performance is discussed first (Figs.2.8 and 2.9).
The example material systems for n-type and p-type Thin-TFETs based on
the stacked-monolayer WSe2 and SnSe2 are shown in Fig.2.7. The metal work
functions are tuned to obtain a symmetric threshold voltage for the n-type and
the p-type Thin-TFET. Figure 2.8(a) shows the band alignment versus VTG. VTG
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Figure 2.8: For the n-type and p-type Thin-TFETs shown in Fig. 2.7: (a) the
band alignment versus VTG; (b) Current density versus VTG, the average SS is
calculated from 10−3 µA/µm to 10 µA/µm; (c) the current density versus VDS at
various VTG; (d) the transconductance versus VTG; (e) the carrier concentration
in the top and bottom 2D layers versus VTG at various VDS ; (f) the quantum
capacitances of the top and bottom 2D layers versus VTG at various VDS ;
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can effectively control the vertical band alignment in the device by controlling
primarily the band edge of the top (i.e. drain) layer while having a weak effect
on the band edge of the bottom (i.e. source) layer, so that a tunneling window
is modulated. Figure.2.8(b) shows ID versus VTG transfer curves with very com-
pelling average SS of ∼14 mV/dec averaged from 10−3 µA/µm to 10 µA/µm.
The ID versus VDS family curves are shown in Fig.2.8(c). ID saturates for VDS
when VDS>∼0.2 V. The superlinear onset is also observed and the so called VDS
threshold voltage increases at lower VTG.54 A peak transconductances of ∼4
mS/µm is observed around VTG=0.12 V (Fig.2.8(d)), which are much larger than
∼0.8 mS/µm reported peak transconductances of 10 nm Fin-FET.55 In Fig.2.8(e),
the top gate changes the carrier concentrations of the top 2D semiconductor
much faster than of the bottom 2D semiconductor under different VDS . The
ability to efficiently change a hole (electron) concentration in the top 2D semi-
conductor while keeping a high electron (hole) concentration in the bottom
2D semiconductor is vital to achieve good electrostatics control of these Thin-
TFETs. The quantum capacitance associated with the top and bottom semicon-
ductor layers can be expressed as Eq.2.37:
CQ,T (B) = −
[
e∂pT (B)
∂φp,T (B)
+
e∂nT (B)
∂φn,T (B)
)
]
(2.37)
The quantum capacitances are plotted in Figure.2.8(f) under various bias condi-
tions.
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Figure 2.9: Effect of van der Waals gap thickness variation on a p-type Thin-
TFET: (a) tunnel current density versus VTG for different van der Waals gap
thicknesses TvdW ; (b) differential SS versus current density assuming an evenly
distributed van der Waals gap thickness TvdW in the specified range.
2.4.1 Effects of Non-uniform van der Waals Gap Thickness and
Access Resistance
Due to the nature of van der Waals bonds, the van der Waals gap thickness
is subject to intercalation of atoms/ions, interlayer rotational misalignment be-
tween 2D layers etc. For instance, in bilayer mechanically stacked Molybdenum
Disulfide (MoS2) with an interlayer twist, a maximum variation of 0.059 nm56
was experimentally verified in the van der Waals gap thickness [22]. Surface
roughening due to ripples in 2D crystals or roughness of the underlying sub-
strates can also introduce van der Waals gap variations.57 Meanwhile, tunnel-
ing probability is very sensitive to the tunneling distance, namely the van der
Waals gap thickness in a Thin-TFET, which makes it important to investigate ef-
fects of a non-uniform van der Waals thickness. First, the Thin-TFET I-V curves
are calculated by varying the van der Waals gap thickness TvdW from 0.3 nm to
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0.6 nm and a step of 0.05 nm (which is roughly half of the Se covalent radius58).
The results are shown in Fig.2.9(a) for a p-type Thin-TFET: the on current den-
sity decreases and the threshold voltage moves towards 0 when increasing the
TvdW . We note that, as long as the TvdW is uniform, the SS remains as steep as
∼14 mV/dec. However, for a non-uniform TvdW , SS will degrade. To estimate its
impact, an evenly distributed TvdW over several ranges is used in the calculated
differential SS shown in Fig.2.9(b). For example, for a 2D heterojunction with an
evenly distributed TvdW from 0.3 nm to 0.5 nm and a step of 0.05 nm, we take the
corresponding ID-VTG curve for each TvdW (i.e. 0.3 nm, 0.35 nm, 0.4 nm, 0.45 nm,
and 0.5 nm) shown in Fig.2.9(a) and average them over the TvdW range to obtain
the overall ID-VTG curve for the calculation of SS. Fig.2.9(b) shows that up to 0.1
nm variation in TvdW is tolerable, resulting in a sub-60 mV/dec SS over a decent
current window (up to 50 µA/µm). Depending on how Thin-TFETs are fabri-
cated, the TvdW non-uniformity may have different distributions. Our first look
at its impact in this work highlights the importance to precisely control TvdW .
A finite total access resistance has a critical impact on ultrascaled transistors.
To date, how to minimize the total access resistance in 2D crystal based device
still remains an open question. In Fig. 2.10, we show its effects on Thin-TFET
by assuming several values for the total access resistance RC. At a sufficiently
high |VDS | of 0.4 V, maximum ID is almost the same for a RC of up to 320 Ωµm;
a higher RC decreases maximum ID appreciably. Understandably, a lower RC is
necessary for a lower VDD. In an ideal 2D conductor, the quantum limit of the
total access resistance is inversely proportional to the square root of the carrier
concentration; e.g. ∼52 Ωµm for a carrier concentration of 1013 cm−2.59 Thus the
access region of 2D semiconductors can be degenerately doped to minimize RC.
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Figure 2.10: Effect of total access resistance on a p-type Thin-TFET: (a) ID versus
VTG and (b) ID versus VDS with various total access resistance RC values.
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Figure 2.11: Capacitance network model of the Thin-TFET
2.4.2 Capacitance Evaluation
The gate-to-drain and gate-to-source capacitances (i.e. CGD, CGS ) can be readily
calculated from the capacitance network shown in Fig.2.11.
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The quantum capacitances CQ,T (B) of the top (bottom) 2D semiconductor are
defined in Eq.2.37 and indicated as the red non-linear capacitances in Fig.2.11.
First we define CS as:
1/CS ≡ 1/CvdW + 1/(CQ,B +CBG) (2.38)
Then, CGD and CGS can be written as Eqs.2.39:
CGS =
CTGCS
CTG +CQ,T +CS
CGD =
CTGCQ,T
CTG +CQ,T +CS
(2.39)
Due to the symmetry in these p-type and n-type Thin-TFETs as well as the
similar hole and electron effective mass in these 2D crystals, we expect similar
C-V characteristics for the p-type and n-type Thin-TFETs. In Fig.2.12 we plot
the calculated C-V curves for the p-type Thin-TFETs shown in Fig.2.7. In the
linear region of the ID-VDS family of curves, CGD is significant, where the drain
is coupled with the top gate to modulate the tunnel current. From the linear
region to the saturation region, CGD drops to be near zero while CGS increases to
its maximum. What is worthy noting is that the magnitude of a Thin-TFET ca-
pacitance is smaller than CMOS and III-V TFET benchmarked in Sec. 2.4.3 for a
given gate oxide EOT thus capacitances, which stem from the serially connected
capacitance components as shown in Fig.2.11. The capacitance model is useful
for implementing the Thin-TFET into circuit simulations.
2.4.3 Benchmarking
The Semiconductor Research Corporation (SRC) Nanoelectronic Research Ini-
tiative (NRI) has supported research on beyond CMOS devices as reported by
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Figure 2.12: For the p-type Thin-TFET, (a) CGD and CGS versus VDS at VTG=−0.2,
−0.3, −0.4 V; (b) CGD and CGS versus VTG at VDS=−0.2, −0.3, −0.4 V.
Bernstein, et al.60 As part of the initiative, the projected performance of the
beyond-CMOS devices and the CMOS of the same technology node was com-
pared, i.e. benchmarked. The benchmarking activity has continued by Nikonov
and Young61.62 Thin-TFET being proposed by us primarily under the support of
SRC STARnet, we participated in the recent benchmarking using the Nikonov
and Young (N&Y) methodology.
The N&Y methodology uses basic device performance parameters such as
operating voltage (VDD = |VDS |), saturation current (IDsat), and average gate ca-
pacitance (CG,avg), to project logic switching energy and delay. The change of
the net charge under the gate (∆Q=q∆ns) when VTG switches from 0 to VDD is
the sum of the change of the net charge in the top 2D semiconductor and the
bottom 2D semiconductor. The average gate capacitance (CG,avg) is defined as
∆Q/VDD. Here we take the p-type Thin-TFET as an example, IDsat and CG,avg are
provided in Table 2.2 for a few VDD values of 0.2, 0.3, and 0.4 V and a few total
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Table 2.2: Benchmarking Parameters
Parameters for Thin-TFETs with various VDD and RC
VDD (V) 0.2 0.3 0.4
RC (Ωµm) 52 320 52 320 52 320
IDsat (µA/µm) 263 233 325 317 349 348
∆Q (fC/µm2) 2.34 2.80 3.33 3.72 4.30 4.47
∆ns×1012(/cm−2) 1.46 1.75 2.08 2.32 2.69 2.79
CG,avg (fF/µm) 0.175 0.210 0.167 0.186 0.161 0.168
Parameters for HP/LP CMOS and HetJ/HomJ TFET62
VDD (V) IDsat (µA/µm) CG,avg (fF/µm)
HP CMOS 0.73 1805 1.29
LP CMOS 0.3 2 1.29
HetJTFET 0.4 500 1.04
HomJTFET 0.2 25 1.04
Geometrical Parameters for Benchmarking
Half-pitch EOT (nm) Gate Length Gate Width
(F) (nm) (nm) (L) (nm) (W) (nm)
15 1 15 60
access resistance RC values of 52 and 320 Ωµm. The device parameters for High
Performance (HP) CMOS, Low Power (LP) CMOS, InAs Homojunction TFET
(HomJTFET) and InAs/GaSb Heterojunction TFET (HetJTFET) are taken from
Ref.62 and we use the same geometrical parameters for all the devices as shown
in Table 2.2, while neglecting the contact capacitance.
The intrinsic switching delay tint and the intrinsic switching energy Eint are
calculated by:62
tint =
CG,avgVDD
IDsat
Eint = CG,avgWV2DD
(2.40)
In Fig.2.13, we plot the projected values of tint and Eint of the devices listed in
Table 2.2.
As far as the intrinsic switching energy-delay product is concerned, the Thin-
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Figure 2.13: The intrinsic switching energy and delay for HP CMOS, LP CMOS,
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Ωµm.
TFET shows distinct energy consumption and performance advantages. For
instance, Thin-TFET operation at a VDD as low as 0.2 V is fast because its current
is still significantly high. The most distinguishing feature of a Thin-TFET is its
low intrinsic capacitance in comparison to the other devices. This advantage
will be less significant when device parasitics become dominant in completed
circuits.
It is observed that the Thin-TFET intrinsic switching energy-delay product
moves toward the desired corner when decreasing VDD from 0.4 V to 0.2 V. This
is an unusual but favorable behavior for ultrascaled switches. In the case of 15
nm CMOS, ID is roughly proportional to VDD. While in the ON state of Thin-
TFET, ID has much weaker dependence on VTG (see Fig. 2.10(a)) than CMOS,
thus VDD to ID ratio actually decreases when scaling down VDD from 0.4 V to
0.2 V. Therefore, given that CG,avg stays roughly the same (increasing slightly
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with decreasing VDD), the intrinsic switching time tint slightly decreases when
decreasing VDD.
2.5 Discussion and Conclusions
2.5.1 Experimental Insights
Since our proposal of Thin-TFET in 201263 that is derived from our III-V TFET
design,6 several key challenges have been identified along our pursuit in ex-
perimental demonstration of Thin-TFETs.64 The foremost is the scarcity of
electronic-grade layered materials and knowledge of their properties, in partic-
ular, the semiconductor heterojunctions with near broken gap alignment. The
reasonably well-characterized material properties in the literature are largely
based on bulk layered materials. An exponentially growing number of pub-
lications in the recent years on monolayer and few-layer materials are mainly
theoretical calculations or based on exfoliation of naturally occurring crystals or
synthesized by chemical vapor transport, which typically contains a few atomic
percent of defects (impurities, vacancies etc). Both chemical vapor deposition
and molecular beam epitaxy65 are actively pursued by the community to grow
electronic grade layered materials.
Besides lack of high quality layered materials and heterojunctions, the fab-
rication development of Thin-TFET is also challenging. It inherits all the fun-
damental fabrication challenges of a TFET including doping profile, alignment
especially gate registry, gate dielectrics, ohmic contacts. Atomic layer depo-
sition has been improved over years to achieve good quality gate dielectrics
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on 2D crystals.66 Using 2D dielectrics such as hexagonal boron nitride as the
gate dielectrics has also been pursued.67 Third, low resistance ohmic contacts
to 2D crystal are vital to device performance. Various techniques such as ex-
ternal chemical doping,68 internal chemical doping,69 electrostatic doping such
as ion doping70 and phase-engineering from the semiconductor phase to the
metallic phase of a 2D crystal,71 have been implemented to reduce the contact
resistances. Furthermore, Thin-TFETs demand true precision layer number con-
trol since the properties of nearly all layered materials critically depend on the
layer number when the layer number is in the range of 1-3 nm.
2.5.2 Conclusions
This paper proposed a new steep slope transistor based on the interlayer tunnel-
ing between two 2D semiconductor materials and presented a detailed model
to discuss the physical mechanisms governing the device operation and to gain
an insight about the tradeoffs implied in the design of the transistor.
The tunnel transistor based on 2D semiconductors has the potential for a
very steep subthreshold region and the subthreshold swing is ultimately lim-
ited by the energy broadening in the two 2D materials. The energy broaden-
ing can have different physical origins such as disorder, charged impurities in
the 2D layers or in the surrounding materials39 ,,37 phonon scattering72 and mi-
croscopic roughness at interfaces.38 In our calculations we accounted for the
energy broadening by assuming a simple gaussian energy spectrum with no ex-
plicit reference to a specific physical mechanism. However, a more detailed and
quantitative description of the energy broadening is instrumental in physical
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modeling of the device and its design.
Quite interestingly, our analysis suggests that, while a possible rotational
misalignment between the two 2D layers can affect the absolute value of the
tunneling current, the misalignment is not expected to significantly degrade the
steep subthreshold slope, which is the crucial figure of merit for a steep slope
transistor.
An optimal operation of the device demands a good electrostatic control of
the top gate voltage VTG on the band alignments in the material stack, as shown
for example in Fig.2.5(a), which may become problematic if the electric filed in
the interlayer is effectively screened by the high electron concentration in the
top 2D layer. Consequently, since high carrier concentrations in the 2D layers
are essential to reduce the layer resistivities, a tradeoff exists between the gate
control and layer resistivities; as a result, doping concentrations in these 2D lay-
ers are important design parameters in addition to tuning the threshold voltage.
In this respect, chemical doping of TMD materials have been recently demon-
strated,68, 73 however these doping technologies are still far less mature than they
are for 3D semiconductors, and improvements in in-situ doping will be very im-
portant for optimization of the device performance. Since our model does not
include the lateral transport in the 2D materials, an exploration of the above
design tradeoffs goes beyond the scope of the present paper and demands the
development of more complete transport models.
The transport model proposed in this work does not account for possible
traps or defects assisted tunneling, which have been recently recognized as a
serious hindrance to the experimental realization of Tunnel-FETs exhibiting a
sub-threshold swing better than 60 mV/dec.11, 12 A large density of states in
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the gap of the 2D materials may even lead to a Fermi level pinning that would
drastically degrade the gate control on the band alignment and undermine the
overall device operation. In this respect, from a fundamental viewpoint the
2D crystals may offer advantages over their 3D counterparts because they are
inherently free of broken/dangling bonds at the interfaces.19 However, the fab-
rication technologies for 2D crystals are still in an embryonal stage compared
to technologies for conventional semiconductors, hence the control of defects
in the 2D materials will be a challenge for the development of the proposed
tunneling transistor.
The simulation results reported in this paper indicate that the newly pro-
posed transistor based on interlayer tunneling between two 2D materials has
the potential for a very steep turn-on characteristic, because the vertical stack
of 2D materials having an energy gap is probably the device structure that al-
lows for the most effective, gate controlled crossing and uncrossing between the
edges of the bands involved in the tunneling process. A uniform van der Waals
gap thickness and low total access resistance are vital to optimize the Thin-TFET
performance. The benchmark study shows Thin-TFETs may have distinct ad-
vantages over CMOS and III-V TFETs in term of both performance and energy
consumption at low supply voltages. Our modeling approach based on the
Bardeen’s transfer Hamiltonian is by no means a complete device model but
instead a starting point to gain insight about its working principle and its de-
sign. At the present time an experimental demonstration of the device appears
of crucial importance, first of all to validate the device concept, and then to help
estimate the numerical value of a few parameters in the transport model that
can be determined only by comparing to experiments.
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CHAPTER 3
COMPARATIVE STUDY OF INTRINSIC CAPACITANCES OF
THIN-TFETS AND PIN-TFET
3.1 Enhanced Miller Effect of TFETs
Over years, most designs of TFETs fall into two categories in terms of device
structures: lateral TFETs with tunneling direction perpendicular to gate elec-
tric field and vertical TFETs with tunneling direction and gate electric field
aligned. For ultrascaled devices, pin-TFET based on layered 2D materials1 is
the latest breed of the lateral TFET structure, and its vertical counterpart is Two-
Dimensional Heterojunction Interlayer Tunneling Field Effect Transistor (Thin-
TFET).2 It has been reported that pin-TFET has a much larger gate-drain capaci-
tance (CGD) compared to MOSFET, therefore exhibiting enhanced Miller effect.3
A large Miller effect leads to large voltage overshoot/undershoot and longer
switching time in the transient response of a circuit. In this chapter, we show
that a Thin-TFET offers smaller CGD than a pin-TFET. Furthermore, this obser-
vation can be generalized that all vertical TFETs offers smaller CGD than lateral
TFET counterparts.
3.2 Effects of TFET Geometries: “lateral” TFETs vs. “vertical”
TFETs
In a n-type pin-TFET structure (see Fig.3.1), a positive gate voltage induces the
electron inversion in the channel. Because the source terminal charge is entirely
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Figure 3.1: Schematic structure of (a) n-type pin-TFET and (a) n-type Thin-TFET.
composed of fixed charges in the depletion region of the tunneling junction, al-
most all the channel inversion charge is attributed to the drain terminal. This
so-called 100/0 drain/source charge partition in a pin-TFET gives a much larger
CGD than in a MOSFET.3 On the contrary, in a n-type Thin-TFET structure, the
heavily doped source is situated under the gate. In order to have efficient top
gate control of the band alignment between the top layer (i region) and bot-
tom layer (p+ region) in a Thin-TFET, the top layer has to have a low carrier
concentration to avoid screening out the electric field from the top gate, while
the bottom layer has to have a very high carrier concentration to terminate the
electric field. Because most of the electric field from top gate terminates at the
source beneath the gate, the change of gate terminal charge is mainly reflected in
the source instead of the drain. Therefore, a Thin-TFET intrinsically has smaller
CGD than a pin-TFET. Moreover, this trend is also applicable for any TFETs with
vertical structures, such as the recently proposed U-shaped TFET.4
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To better understand the effect of TFET geometries, we presented the ab-
stract comparison between pin-TFET and Thin-TFET (see Fig.3.2). The device
schematics with highlighted tunneling areas are shown in the first column. The
Thin-TFET has notably larger tunneling areas then the pin-TFET, which is one
of the original motivation of vertical TFETs. Larger tunneling areas can con-
tribute to larger ON-current density.5 The different device geometries lead to
distinguish capacitance networks shown in the second column of Fig.3.2. These
1D capacitance networks neglect the effect of parasitic capacitances and lateral
junction capacitances. Because the tunneling junction between the source and
channel has much smaller conductance than the forward bias junction between
the drain and channel, the channel inversion charge is mostly attributed to the
drain. Therefore, in the pin-TFET capacitance network model, the source and
channel are approximately disconnected. Since we neglected the lateral junc-
tion capacitance between the channel and the drain, the channel capacitance is
the quantum capacitance of the channel material. The Thin-TFET capacitance
model has been introduced in Li et al.2 It is worth to note that in the pin-TFET,
both the top gate and bottom gate are biased at the same voltage. Whereas in the
Thin-TFET, the bottom gate is grounded and only the top gate is biased. Because
of this, the pin-TFET has better “gate control” than the Thin-TFET. To quantify
the ”gate control”, we define gate efficiency (GE) for TFETs as the change of
energy overlap (∆EOL) over the change of gate voltage (∆VG) times unit charge.
Gate efficiency tells how much the tunneling window changes by changing cer-
tain amount of gate voltage. The gate efficiencies of pin-TFET and Thin-TFET
are shown in the fourth column of Fig.3.2. From the equations, the gate effi-
ciency of pin-TFET is roughly twice of Thin-TFET, given the following assump-
tions: 1) the bottom 2D layer in Thin-TFET is heavily doped, namely CQ,B is
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much larger than CInterlayer; 2) CInterlayer is almost the same as CTG in Thin-TFET; 3)
CTG in Thin-TFET is the same asCG in pin-TFET. It is advantageous for pin-TFET
in term of gate efficiency since its lateral geometries allows the top and bottom
gates control the channel potential together. While for Thin-TFET, potential dif-
ference is required between the top and bottom gates, therefore the top layer 2D
is essential controlled by the only one gate. The expressions for gate-drain ca-
pacitance (CGD) of pin-TFET and Thin-TFET are listed in third column of Fig.3.2.
If we use the same assumptions above, CGD of Thin-TFET is roughly half of CGD
of pin-TFET.
In a Thin-TFET, an undercut (labeled in Fig.3.1) is necessary to achieve a
small SS.6 Because of the absence of p+ source in the undercut region, the top
gate in the undercut region is strongly coupled with the drain. Therefore, the
undercut region in Thin-TFET will increaseCGD. On the other hand, an underlap
(labeled in Fig.3.1) in pin-TFET is used to address the the ambipolar problem
in TFETs.7 For a n-type TFET, when applying more negative gate voltage, the
valance band in the channel will move above the conduction band in the drain,
therefore forming a tunneling junction between the channel and the drain. It is
the so-called ambipolar effect of TFETs, which is undesired under the regular
circuit design (we will discuss how to use this ambipolar effect to create more
interesting device behavior in Chapter 4). By leaving a certain channel region
close to the drain (underlap) not controlled by the gate, the possible tunneling
current through the channel and drain junction is suppress, and the ambipolar
effect is mitigated. In term of CGD, the underlap in pin-TFET can be viewed as
”decoupling” between the channel and the drain. Therefore the underlap in pin-
TFET helps to decrease CGD. We will show how undercut and underlap affects
the capacitances in Thin-TFET and pin-TFET respectively in the later sections.
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Figure 3.2: Comparison between pin-TFET and Thin-TFET: (Column 1) Device
schematics with the tunneling area highlighted. Thin-TFET has a larger tunnel-
ing area, which can potentially render a higher tunnel current; (Column 2) 1D
intrinsic capacitance networks, whereCG is the gate capacitance of the pin-TFET,
CQ is the quantum capacitance of the channel material in the pin-TFET, CT (B)G is
the top (bottom) gate capacitance of the Thin-TFET, CQ,T (B) is the quantum ca-
pacitance of the top (bottom) material, and CInterlayer is the interlayer capacitance
between the top and bottom materials in the Thin-TFET; (Column 3 & 4) analyt-
ical expressions for CGD and gate efficiency.
3.3 Numerical Simulations of C-V Curves
3.3.1 Simulation Methods
The numerical simulations of C-V curves of pin-TFET and Thin-TFET are based
on solving 2D Poisson equation using LENO.8 In TFETs, the tunnel junction
has the highest resistance in the normal operation conditions. Therefore, it is
reasonable to assume all the potential difference between the source and drain
voltage drops across the tunnel junction, and the Quasi-Fermi levels are flat
elsewhere. The capacitances are computed via the following steps:
1. By solving 2D Poisson equation, obtain the electric fields in the gate oxides
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at different biases;
2. Using the electric fields in the gate oxides, obtain the area charge densities
in the gate terminals (QG) at different biases;
3. Calculate the gate capacitance (CGG), gate-to-source capacitance (CGS ), and
gate-to-drain capacitance (CGD) using Equation 3.1.
CGG =
∆QG
∆VG
CGD =
∆QG
∆VD
CGS =
∆QG
∆VS
(3.1)
It is worth noting that for pin-TFET, QG is the total charge on both the top
and bottom gate terminals, while for Thin-TFET, QG is just the charge on the top
gate terminal and the corresponding VG is the top gate voltage since Thin-TFET
is gated by the top gate only.
This capacitance model is known as the quasi-static quasi-equilibrium
model. When deriving the capacitances only from the Poisson equations, we
made two approximations:
1. Quasi-static approximation, also known as the low frequency approxima-
tion, where the finite charging time for the inversion layer is ignored.
2. Quasi-equilibrium approximation, also known as the low current approx-
imation, where the change of charges in the channel due to the injected
tunnel current from the source is ignored.
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The material and device parameters of the pin-TFET and the Thin-TFET used
in the simulations are listed in Table.3.3.1.
Material system for n-type pin-TFETs
Bandgap Electron affinity m∗c (m0) m∗v (m0)
(eV) (χ) (eV)
WTe2 0.75 4.05 0.37 0.3
ΦM (eV) 4.13
Lead region doping level: ND(A) = 2 × 1012cm−2
Material system for n-type Thin-TFETs
Top 2D layer Bottom 2D layer
Materials SnSe2 WSe2
Bandgap Electron affinity m∗c (m0) m∗v (m0)
(eV) (χ) (eV)
WSe2 1.3 4.0 0.3 0.4
SnSe2 0.9 5.1 0.3 0.4
ΦM,T (eV) ΦM,B (eV) ND,B(cm−2) NA,B(cm−2)
n-Thin-TFET 5.20 5.95 0 7×1013
Top layer lead region doping level: ND(A) = 2 × 1012cm−2
Valley degeneracy for WTe2, WSe2, SnSe2: 2
Simulated Device Parameters for Thin-TFETs and pin-TFETs
Gate length (nm) S/D length interlayer thickness Gate EOT
(nm) (nm) (Thin-TFET) (nm) (nm)
10 5 0.35 1
Table 3.1: The material and device parameters of pin-TFETs and Thin-TFETs in
the simulation.
3.3.2 Simulation Results with Different Undercut/Underlap
Lengths
The simulation results of bias dependent CGG, CGD and CGS of pin-TFETs and
Thin-TFETs with different undercut/underlap lengths are shown in Fig.3.3. In
Fig.3.3(a), the black curves are CGD versus the gate voltage VG (for Thin-TFET,
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VG=VTG) at different VDS for pin-TFETs, and the red curves are for Thin-TFETs.
For both pin-TFETs and Thin-TFETs, CGD increases with decreasing VG. This
trend can be understood using the simple capacitance network in Fig.3.2. When
applying more positive gate voltage, the quantum capacitance (CQ for pin-TFET,
CQ,T for Thin-TFET) increases due to the increasing free carrier concentration in
the channel, which increases CGD. Moreover, the CGD decreases with increasing
VDS . Similar with the explanation above, more positive VDS means the potential
difference between the channel potential to the drain potential will decrease,
which leads to lower free carrier concentration in the channel and sequentially
smaller quantum capacitance (CQ for pin-TFET, CQ,T for Thin-TFET).
The CGD values of Thin-TFETs are roughly half of the ones of pin-TFETs as
discussed in Section 3.2. A smaller CGD means less severe Miller effect. With
longer underlap region, CGD of pin-TFETs decrease; while with longer undercut
region, CGD of Thin-TFETs slightly increase. Figure.3.3(d) shows the trend of
CGD . As for CGS shown in Fig.3.3(b), because in Thin-TFET, the gate is more
“coupled” with the source, the CGS of Thin-TFETs are significant larger than the
CGS of pin-TFETs. Due to the so called 100/0 drain/source charge partition in
pin-TFET, the CGS of pin-TFETs are almost zero. Precisely the same reason gives
Thin-TFETs a relatively smaller CGD and larger CGS compared to pin-TFETs: the
gate has stronger “coupling” with the source.
During the switching of the devices in a inverter, CGG of the devices are the
input capacitance, which affects the energy dissipation. A smaller CGG means
less charges need to be moved in order to switch a inverter. Therefore, we also
compared CGG of pin-TFETs and Thin-TFETs. Shown in Fig.3.3(c), Thin-TFETs
have smaller CGG compared to pin-TFET, which indicates Thin-TFETs are more
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Figure 3.3: (a)CGD versus VG at different VDS for both pin-TFETs (black lines) and
Thin-TFETs with different underlap and undercut lengths receptively; (b) CGS
versus VG at different VDS or both pin-TFETs (black lines) and Thin-TFETs with
different underlap and undercut lengths receptively; (c) CGG versus VG at differ-
ent VDS or both pin-TFETs (black lines) and Thin-TFETs with different underlap
and undercut lengths receptively; (d) CGD versus underlap/undercut length at
different VDS and VG = 0.4V .
energy efficient than pin-TFETs. We will discuss this in details in the next sec-
tion.
Besides the capacitances, we also compared the gate efficiencies of pin-TFETs
and Thin-TFETs, and their non-linear onset effect in the output characteristics.
As discussed in Section 3.2, the gate-efficiency (GE) of pin-TFETs is roughly
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twice higher than Thin-TFETs. In Fig.3.4(a), the black line is the GE of the pin-
TFET and the red line is the GE of the Thin-TFET. The GE of the Thin-TFET is
measured at the center of the channel, therefore it is independent of the under-
cut effect. The solid lines in Fig.3.4(a) are the GE right at the threshold voltage,
namely when the valence band edge of the source is aligned with the conduc-
tion edge of the channel. The dash lines are the average GE when changing VG
from 0 to 0.4 V. The simulation results of GE are in agreement with the anal-
ysis in Section 3.2. Another common phenomenon of TFETs is the so-called
non-linear or super-linear onset of tunnel-FET output characteristic.9 The non-
linear onset of tunnel-FET output characteristic happens when VDS is small, ID
is exponentially dependent on VDS instead of linearly dependent on VDS . On
the other hand, the non-linear onset can be viewed as higher threshold voltages
at smaller VDS . In Fig.3.4(b), we show the threshold voltage versus the drain
voltage (VDS ) for both pin-TFET and Thin-TFET. The threshold voltages staying
almost constant at higher VDS for both pin-TFET and Thin-TFET. At lower VDS ,
pin-TFET’s threshold voltage doesn’t increase as much as Thin-TFET’s, which
indicated that pin-TFETs has less non-linear onset in the output characteristics
when compared with Thin-TFETs.
Since the undercut in Thin-TFETs increases CGD, we investigated what is the
minimal necessary undercut length. The ideal case is that the whole channel in
Thin-TFETs has the same threshold voltage. However, because the influence of
the drain, the threshold voltage is lower at the drain-side edge (see Fig.3.5(a)).
The uniformity of threshold voltages in Thin-TFETs lead to detriment sub-
threshold slope, which has been discussed in Section 2.4.1. In Fig.3.5(a), the red
line is the threshold voltage at the center of the channel (indicated in Fig.3.5(a)).
The dash lines are the threshold voltage at the drain-side edge (indicated in
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Figure 3.4: (a) Gate efficiencies versus the drain voltages VDS for both pin-TFETs
and Thin-TFETs, the solid lines are the gate efficiency at the threshold while
the dash lines are the average gate efficiency when swiping VG from 0 to 0.4 V;
(b) the threshold voltages versus the drain voltages VDS for both pin-TFETs and
Thin-TFETs, the increasing threshold voltages at smaller VDS lead to the non-
linear onset in the output characteristics.
Fig.3.5(a)). When there is no undercut, the threshold voltages at the drain-side
edge are significantly smaller than the one in the center of the center, which
would deteriorate the sub-threshold slop. To balance between the sub-threshold
slop and the CGD, we use undercut equals 1 nm in the following simulation.
3.4 Complimentary TFET Inverters
In order to evaluate the impact of CGD in Thin-TFETs and pin-TFETs based cir-
cuits, material parameters have been chosen to render symmetric behaviors in
both the p-type and n-type devices. The Thin-TFET used here has 1 nm under-
cut and the pin-TFET has 1 nm underlap. The complementary TFET (CTFET)
inverter is shown in Fig.3.6. We can write its charge conservation equation (see
Equation 3.2):
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Figure 3.5: (a) The threshold voltages versus the drain voltages for Thin-TFETs
with different undercut lengths. The red solid line is the threshold voltages
computed at the center of the channel (shown in (b)), the dash lines are the
threshold voltages computed at the drain-side edge (shown in (b)). The differ-
ences between the dash lines and the red solid line indicate the non-uniformity
of the threshold voltages along the channel of Thin-TFETs.
CGD,p+CGD,n CL
VIN VOUT
VDD
ILIGD
Ip
In
Figure 3.6: The schematic layout of the complementary TFET (CTFET) inverter.
CGD,n andCGD,p are the gate-to-drain capacitance of the n-type and p-type TFETs.
CL is the load capacitance.
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CL
dVOUT
dt
= (CGD,n +CGD,p)
d(VIN − VOUT )
dt
+ Ip − In (3.2)
For a given sequence of VIN(t), we can define the right hand side as
f (t,VOUT (t),VIN(t)). Then we can solve for VOUT (t) using the backward Eular
Method:
Result: The output voltage VOUT at each time step t
for each time step tk do
Initialization: i = 1 and V iOUT (tk) = VOUT (tk−1);
while δ doesn’t meet convergence condition do
V i+1OUT (tk) = VOUT (tk−1) + ∆t × f(tk, V iOUT (tk), VIN(tk));
δ = V i+1OUT (tk) - (VOUT (tk−1) + ∆t × f(tk, V i+1OUT (tk), VIN(tk)));
end
VOUT (tk) = V i+1OUT (tk);
end
Algorithm 1: The backward Eular method used to compute the transient re-
sponse of CTFET inverters
Ignoring the static energy dissipation of CTFET inverters due to the leakage
current, the dynamic energy dissipation can be written as:
EDynamic = VDD
∫
VOUT=0→VDD
Indt + VDD
∫
VOUT=VDD→0
Ipdt + Eshortcircuit (3.3)
where Eshortcircuit is the short circuit current if the n-type and p-type TFETs are
ON simultaneously. Since we designed the threshold voltage Vth,n of the n-type
TFET and Vth,p of the p-type TFET such that
∣∣∣Vth,n∣∣∣ + ∣∣∣Vth,p∣∣∣ > VDD, the short circuit
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Figure 3.7: (a)-(d) the input and output voltages of pin-TFETs and Thin-TFETs
based CFET inverter versus time with different ON current density and load
capacitance; (e)-(h) the current density of pin-TFETs and Thin-TFETs in the in-
verters versus time with different On current density and load capacitance.
current is eliminated. Therefore we can ignore Eshortcircuit when computing the
energy dissipation.
The transient response of the CTFET inverters is shown in Fig.3.7. The green
lines in Fig.3.7(a)-(d) are the input voltages. In order to clearly illustrate the out-
put voltage behaviors, we use the square wave as the input voltages. In practice,
the input voltage will be the output voltage of the previous stage. The output
voltage of pin-TFETs and Thin-TFETs are shown in red line. First, both of them
have the significant overshoot/undershoot. The overshoot/undershoot hap-
pens when there is a substantial large capacitance directly connecting the input
and output, namely CGD. When the input voltage ramping up from low to high,
the capacitance between the input and output will attempt to keep the poten-
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tial difference between the input and the output, which leads to a displacement
current flow from the input to the output via CGD and start to charge CL. Conse-
quentially, the output voltage has been pushed over VDD before the ON current
of the n-type TFET pulls down the output voltage. The undershoot voltage can
be explained in a similar way. The overshoot/undershoot also lead to prop-
agation delays, which measures the time delays between the signal edge (i.e.
VDD/2) of the input voltages and of the output voltages. In the Fig.3.7(a)-(d), we
show that Thin-TFET based CTFET inverters has smaller overshoot/undershoot
voltage when comparing to pin-TFET based CTFET inverters since Thin-TFET
has smaller CGD. Besides CGD, a smaller CL and higher ON current density can
also help to reduce the overshoot/undershoot voltage. Since the energy dissi-
pation is determined by the integral of current over time, the areas under the
curve in Fig.3.7(e)-(h) are proportional to the energy dissipation. Comparing
Thin-TFETs and pin-TFETs, Thin-TFET based CTFET inverter can save around
30% energy dissipation and has shorter propagation delay due to smaller CGD.
3.5 Conclusion
Due to its vertical stacking structure, a Thin-TFET intrinsically has much smaller
CGD than a pin-TFET. With mitigated Miller effect, Thin-TFET inverters can save
around 30% power dissipation then pin-TFET inverters. This finding will help
to guide future designs of TFET structures.
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CHAPTER 4
XNOR-ENABLED TRANSISTOR (TRANSIXNOR) FOR BINARIZED
NEURAL NETWORK ACCELERATOR
4.1 Introduction
In recent years, deep neural networks (DNNs) have become an important type
of machine learning algorithms, and achieved substantial improvements in a
wide range of tasks including object recognition in images,1, 2 speech recogni-
tion,3 machine translation,4 image generation5 and game plays.6, 7
However, the state-of-art DNNs have a lot of parameters and expensive com-
putational cost. Especially for mobile and embedded systems, the size of the
model and the energy consumption during inference are crucial. Numerous re-
searches have been conducted to provide efficient hardware designs for DNNs.8
Since the data intensive nature of deep learning, data movement becomes the
speed bottleneck and dominate the energy consumption. The concept known
as processing-in-memory aims at bringing the memory closer to the computation.
Among various non-volatile memories (NVM) based architectures, the resistive
RAM (RRAM) crossbar array allows computing the analog matrix-vector mul-
tiplication in the constant time O(1), therefore provides massive acceleration of
forward and backward pass of DNNs with reduced power consumption and in-
creased integration density.9 In order to accelerate the weight update in RRAM
crossbars, Gokmen et al.10 proposed to significantly simplify the multiplica-
tion operation itself by using stochastic computing technique, thus achieving
the O(1) time complexity for the weight update cycle of the training algorithm.
However, processing fixed point numbers with RRAMs has several drawbacks
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including resistance variations, stuck-at faults and AD/DA overheads.11 Chen
et al.11 developed a weight-memristor mapping algorithm based on bipartite
matching and the self-healing capability of neural networks to improve the pre-
cision.
On the other hand, the energy and area costs of computation are reduced
rapidly by decreasing the number of bits used to represent the weight and the
activation.12 The recently introduced binarized neural network (BNNs) with
binary weights and activations13–17 turns the most computationally expensive
convolutions into bitwise operations, as well as dramatically shrinks the model
size. Many efforts have been made to design specific hardware to accelerate
BNNs. Zhong et al.18 and Umuroglu et al.19 contribute to building fast and
flexible FPGA accelerators for BNNs. Tutu et al.20 built the specialization tier
for BNNs in the Celerity chip. The performances of BNNs in different hardware
platforms such as FPGA, CPU, GPU, and ASIC were compared by Eriko et al.21
The RRAM crossbar architectures mentioned above can further support
BNNs.22–24 From one standpoint, the processing-in-memory capability of RRAM
crossbars can achieve faster and more energy efficient implementation of BNNs
along with smaller chip areas; from the other standpoint, BNNs use the single-
bit RRAM devices, which can tolerate more variation and be more reliable than
the multi-bit RRAM devices. Moreover, compared to the multi-bit RRAM cross-
bar, the single-bit RRAM crossbar is more energy efficient during computation
and required no AD/DA overhead.
At the heart of deep neural networks is general matrix-matrix multiplication
(GEMM) or general matrix-vector multiplication (GEMV). Both the forward and
backward pass of the fully-connected layer and the convolution layer can be
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Figure 4.1: The RRAM crossbar architecture. X is the input voltages signals, W
is the weight matrix whose elements are the RRAM conductivities, and Y is the
output current signals. The relationship of X, W, Y is shown in Eq.4.1
built on GEMM or GEMV. In a RRAM crossbar architecture,23 parallel GEMV
is performed by using the conductivities of each RRAM devices as the weight
matrix W, the input voltage signals as the input vector X and the output current
signal as the output vector Y (shown in Fig.4.1).
The relationship between the input vectors X and output vectors Y can be
expressed as in Eq.4.1:
Ym,n =
∑
k
Xm,k ·Wk,n (4.1)
When the input vector X and weight matrix W are binary (i.e. Xm,k, Wk,n ∈ 0,
1), the multiplication in Equation 4.1 is replaced by XNOR (noted as ⊗). How-
ever, XNOR can not be implemented directly with RRAM. Therefore XNOR is
implemented as Eq.4.2:
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Ym,n =
∑
k
Xm,k ⊗Wk,n =
∑
k
Xm,k ·Wk,n + Xm,k ·Wk,n (4.2)
Curious readers may wonder why binary multiplication is equivalent to
XNOR. In the BNNs,13–15 the binarization is done by constraining the variable
to +1 and -1 (instead of 1 and 0). If we define +1 as true and -1 as false, it was
obvious that the binary multiplication with +1 and -1 is equivalent to XNOR as
shown in Eq.4.3.
1 · 1 = 1 ⊗ 1 = 1
-1 · 1 = -1 ⊗ 1 = -1
1 · -1 = 1 ⊗ -1 = -1
-1 · -1 = -1 ⊗ -1 = 1
(4.3)
In the circuit, we normally use 1 and 0 instead of 1 and -1. Fortunately, these
two representations are interchangeable through Eq.4.4.
2
N∑
i
ai ⊗ bi − N =
N∑
i
ci ⊗ di
ai, bi ∈ {0, 1}, ci, di ∈ {−1, 1}
(4.4)
We will keep the convention in circuit design by using 1 and 0, but follow
the binary multiplication rule of -1 and 1, which is the XNOR operation.
Since the RRAM crossbar architecture doesn’t natively support XNOR, we
need in total 2 multiplications, 1 addition, and 2 bit complements. In RRAM
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crossbar, the multiplications and additions can be done in parallel, therefore
there is no extra time consumption. From Eq.4.2, it may seems like implement-
ing XNOR required twice as many as RRAMs in the crossbar comparing with
its multi-bit counterpart. Note that, in order to represent negative weights in
the multi-bit RRAM, each weight is implemented by a pair of RRAM devices.25
Therefore there is no extra area penalty. Taking the bit complement, however,
may become a potential overhead.
What if we can use a single device to compute XNOR? It will lead to around
50% area saving and potentially faster and more energy efficient implementa-
tion. Due to the channel to drain tunneling, TFETs are known to have ambipo-
lar behavior, which is considered undesirable in logic circuits.26–31 However, the
ambipolar behavior can enable interesting logic operations, such as exclusive or
(XOR) and its complement XNOR. In this letter, we utilize the ambipolar behav-
ior in TFETs to propose a novel device, TransiXNOR, a dual-gate XNOR-enable
transistor based on Zener tunneling. Eventually, we propose to integrate a non-
volatile memory, for instance RRAM, and use it as the building block to create
a new crossbar architecture to compute binary GEMV by utilizing the unique
NXOR functionality of TransiNORs.
4.2 Dual-gated XNOR-enable Transistor: TransiXNOR
4.2.1 Device Working Principle
The schematic structure of TransiXNOR is shown in Fig.4.2(a). The structure
resembles a double-gated tunnel field effect transistor (DG-TFET). But there are
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Figure 4.2: (a) The schematic structure of TransiXNOR; (b) the band diagrams
at different gate bias conditions of TransiXNOR when VDS equals VDD: (left) the
channel/drain tunnel junction is ON when both VTG and VBG are 0; (right) the
source/channel tunnel junction is ON when both VTG and VBG are VDD; (middle)
both the channel/drain tunnel junction and source/channel tunnel junction are
OFF at the bias conditions such as both VTG and VBG are VDD/2, or one gate
is VDD and the other is 0; (c) The schematic mapping of transiXNOR ON/OFF
states at different VTG and VBG when VDS is VDD, which resembles XNOR logic.
three major differences:
1. The top gate and bottom gate are biased independently;
2. The channel has to be thin enough such that the top gate and bottom gate
control the same conducting channel;
3. The tunneling current plane is alternated between the source/channel
junction and channel/drain junction.
The working principle of TransiXNOR is shown in Fig.4.2(b): when both VTG
and VBG are zero biases and VDS biased at VDD, the channel is electrostatically
p-doped such that the valence band edge of the channel is above the conduction
91
band edge of the drain. Therefore, the channel/drain tunnel junction is ON. On
the other hand, when both VTG and VBG are biased to VDD and VDS biased at VDD,
the channel is gated to be n-type such that the conduction band edge of the chan-
nel is below the valence band edge of the source. Therefore, the source/channel
tunnel junction is ON. However, when both VTG and VBG are biased at VDD/2,
or one gate at VDD and the other gate at 0, both the source/channel junction and
channel/drain channel are OFF.
Therefore, if we map the transiXNOR ON/OFF states with respect to VTG
and VBG at VDS = VDD (shown in Fig.4.2(b)), transiXNOR is ON only when VTG
and VBG are either both low or both high, and OFF otherwise. This behavior is
precisely XNOR logic.
4.2.2 Simulation Approach
To demonstrate the concept of TransiXNOR, we choose 2 quintuple-layer (2QL)
Bi2Se332 as an example channel material. The simulated device structure is
shown in Fig.4.2(a). Following the Bi2Se3 TFET simulation by Zhang et al.,28
2QL Bi2Se3 channel material is used with a thickness of 1.4 nm and a relative
static dielectric constant r of 100 (from bulk Bi2Se333). The bandgap of 2QL
Bi2Se3 is 0.252 eV and its electron/hole effective mass is 0.124/2.23 m0.28, 32 The
source is p-doped with a fixed negative charge concentration of 5.5×1013 cm−2
and the drain is n-doped with a fixed positive charge concentration of 3.8×1012
cm−2. We define the source degeneracy ∆ES = EV - EFS, and drain degeneracy
∆ED = EFD - EC. The gate length is 18 nm and the source/drain region is 10
nm. The top and bottom gate oxides are both 1.1 nm HfO2 with r of 25. The
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workfunction of the gate metals is 0.215 eV above the conduction edge EC of
Bi2Se3. Ballistic transport is solved self-consistently with the 2D Poisson equa-
tion, within the Non-Equilibrium Greens function (NEGF) formalism, using the
NanoTCAD ViDES simulation environment.34
4.2.3 Results and discussion
The transport characteristics and the corresponding band diagrams and current
spectra are shown in Fig.4.3. As discussed in the Section 4.2.1, when VDS = 0.2
V and VBG = 0.2 V, the IDS vs. VTG curve resembles a n-type TFETs (shown in
Fig.4.3(a.1)). When both VTG and VBG biased at 0.2 V, the valence band edge EV
in the source is above the conduction band edge EC in the channel and the tun-
neling happens a the source/channel junction (shown in Fig.4.3(a.2)). On the
other hand, when VDS = 0.2 V and VBG = 0.1 V, the IDS vs. VTG curve resembles a
p-type TFETs (see Fig.4.3(c.1)). When both VTG and VBG biased at 0 V, EV in the
channel is above EC in the drain and tunneling happens at the channel/drain
junction (shown in Fig.4.3(c.2)). Therefore, the transiXNOR is ON when both
VTG and VBG are biased at 0 V or 0.2 V. When VDS = 0.2 V and VBG = 0.1 V,
the IDS vs. VTG curve shows ambipolar operation (shown in Fig.4.3(b.1)). The
asymmetry between the n and p branch is due to the difference in the conduc-
tion/valence band effective masses of 2QL Bi2Se3. The drain current is minimal
when both VTG and VBG are biased at 0.1 V, or one gate at 0.2 V and the other
gate at 0, since there is no tunneling window at both source/channel junction
and channel/drain junction (shown in Fig.4.3(b.1)).
The key to TransiXNOR design is to manage the three major components
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Figure 4.3: (a.1) The I-V curve of the drain current IDS versus VTG when VBG = 0
V and VDS = 0.2 V; (a.2) The band diagram and (a.3) the current spectrum when
VDS = 0.2 V and both VTG = VBG = 0 V. (b.1) THe I-V curve of the drain current
IDS versus VTG when VBG = 0.1 V and VDS = 0.2 V; (b.2) The band diagram and
(b.3) the current spectrum when VDS = 0.2 V and both VTG = VBG = 0.1 V. (c.1)
THe I-V curve of the drain current IDS versus VTG when VBG = 0.2 V and VDS =
0.2 V; (c.2) The band diagram and (c.3) the current spectrum when VDS = 0.2 V
and both VTG = VBG = 0.2 V.
of the drain current: A) electron thermionic current, B) inter-band tunneling
current, C) hole thermionic current. In the OFF state (shown in Fig.4.3(b.3)),
sufficient high doping levels in both source and drain are required in order to
reduce the thermionic current (A and C). However if the doping levels were
too high, the tunneling energy window (∆ES + ∆ED + qVDS) became larger than
the channel bandgap EG,Channel and TransiXNOR can not be turned off. A suf-
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ficient long gate length is necessary to reduce the direct inter-band tunneling
from source to drain. The workfunction of the gate metals is designed to mini-
mize the drain current when both VTG and VBG are biased at VDD/2 or one gate
at VDD and the other at 0. In the ON state, the inter-band tunneling current
(B) peaks at either the source/channel junction or the channel/drain junction
(shown in Fig.4.3(a.3, c.3)). The VDD has to be large enough so that both the
source/channel and the channel/drain junction can be turned ON, while VDD
has to be smaller than the channel bandgap so that the tunneling energy win-
dow (∆ES + ∆ED + qVDS) is smaller than EG,Channel when VDS = VDD. Therefore,
VDD should be chosen to be slightly smaller than EG,Channel - ∆ES - ∆ED.
The output characteristics and the corresponding band diagrams and cur-
rent spectra are shown in Fig.4.4. When VBG = 0.2 V, the output characteristics of
TransiXNOR resemble an ordinary n-type TFET as shown in Fig.4.4(a.1). Com-
paring the band diagrams at the same gate biases but different VDS in Fig.4.4(a.2)
and Fig.4.3(a.2), the tunneling energy window of the source/channel junction
remains virtually unchanged, therefore its inter-band tunneling current stays
almost the same when changing VDS from 0.2 V to 0.1 V (shown in Fig.4.4(a.3)).
On the other hand, when VBG = 0 V, the channel/drain junction is used as the
tunnel junction, VDS inevitably affects the tunneling energy window of the chan-
nel/drain tunnel junction. Therefore, when VBG = 0 V, the output characteristics
of TransiXNOR resemble p-type tunnel diodes. Comparing the band diagrams
at the same gate biases but different VDS in Fig.4.4(b.2) and Fig.4.3(c.2), the tun-
neling energy window of the channel/drain junction decreases when chang-
ing VDS from 0.2 V to 0.1 V, so does its inter-band tunneling current (shown in
Fig.4.4(b.3)).
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Figure 4.4: (a.1) The family characteristic of TransiXNOR with various VTG at
VBG = 0.2 V; (a.2) The band diagram and (a.3) the current spectrum when VDS =
0.1 V and both VTG = VBG = 0.2 V. (b.1) The family characteristic of TransiXNOR
with various VTG at VBG = 0 V; (b.2) The band diagram and (b.3) the current
spectrum when VDS = 0.1 V and both VTG = VBG = 0 V.
A grid of drain current maps with different VTG and VBG at different VDS is
shown in Fig.4.5. Because of the diode-like output characteristics stemming
from the channel/drain tunnel junction, TransiXNOR establishes XNOR be-
havior when VDS is larger than VDD/2 but AND behavior instead when VDS
is smaller than VDD/2.
4.3 TransiXNOR Crossbar Architecture for Binary matrix-
vector Multiplication
We utilize both the TransiXNOR and the Resistive RAM (RRAM) to build a
XNOR cell shown in Fig.4.6.
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Figure 4.5: A grid of 2D mappings of IDS along both VTG and VBG axes at different
VDS. The coloring represents the current density in logarithm. When VDS is
larger than 0.1 V (half VDD), the transiXNOR resembles XNOR logic; and when
VDS is smaller than 0.1 V, the transiXNOR resemble AND logic.
In the cell, the bit line and work line are used to write to the RRAM. The
RRAM is in series with a regular resistor R. The RRAM is set to either low
resistance state RL or high resistance state RH. After mapping each element Wk,n
of the 2D binary weight matrix W to either RL or RH state of each RRAM, the
word line is set floating, and the bit line is set to ground. During the computing,
the source line is set to VDD. The resistance R of the regular resister is designed
such as the bottom gate voltage of TransiXNOR is close to zero when RRAM is
at the low resistance state RL and close to VDD when RRAM at the high resistance
state RH. Given the RRAM ON/OFF resistance ratio k (i.e. RH/RL), the optimal
R to maximize the margin between high and low bottom gate voltage is
√
kRL,
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Figure 4.6: The XNOR cell built with TransiXNOR and RRAM. The bit line and
work line are used to write to the RRAM. The RRAM is in series with a regular
resistor. After writing each element Wk,n of the 2D binary weight matrix W to
the each RRAM, the word line is set floating, and the bit line is set to ground.
During the computing, the source line is set to VDD, and each element Xk of the
input vector X is set through each input line in parallel. The current entering
the output line represent the XNOR result of Wk,n and Xk.
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Figure 4.7: The XNOR array to compute Y=W×X in the constant time.
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namely
√
k times of the low resistance RL. When ratio k are 102, 103, and 104, the
high bottom gate voltage are 0.90VDD, 0.97VDD, and 0.99VDD respectively; the
low bottom gate voltage are 0.10VDD, 0.03VDD, and 0.01VDD respectively. Since
the ON/OFF resistance ratio of RRAM can be larger than 104,35 the bottom gate
voltage has large enough margin between high and low voltage to correctly
perform the XNOR logic. Each element Xk of the input vector X is set as the
voltage signal on each input line in parallel. The current entering the output
line represent the XNOR result of Wk,n and Xk. Putting the XNOR cell shown
in Fig.4.6 into an array, we got the XNOR array (shown in Fig.4.7) computing
binary GEMV in the constant time. The current emerging from Yn is the sum
of the currents through each XNOR cell along the output line due to Kirchoff’s
law. Therefore, Y , which is W×X, can be read out in parallel from the output
lines.
4.4 Conclusion
In this chapter, we proposed a XNOR-enabled transistor: TransiXNOR. Tran-
siXNOR is based on a double gate lateral TFET structure but it uses not only the
source/channel junction as a tunnel junction, but also the channel/drain junc-
tion. This unique dual junctions enable TransiXNOR to be ON when and only
when the top and bottom gate voltage are both high or both low.
Since binary multiplication with -1 and 1 is equivalent to XNOR operation.
We proposed a TransiXNOR cell with integrated RRAM to compute the binary
product between the memory state in RRAM and input voltage signal. By in-
tegrating the TransiXNOR cells into a crossbar architecture, we could compute
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the binary GEMV in the constant time, which can be used to greatly accelerate
binarized neural network.
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CHAPTER 5
ARTIFICIAL NEURAL NETWORKS (ANNS) FOR DEVICE COMPACT
MODELING
5.1 Introduction
Device compact modeling bridges device researches to their applications, al-
lowing circuit level simulations before the hardwares are production-ready. The
predominant compact models are physics-based,1, 2 where fundamental device
physics are used as the building blocks, and empirical equations are hand-
crafted to modify and merge physical expressions into smooth analytical func-
tions. However developing a high-quality physics-based compact models is
very expensive and time-consuming. In order to quickly incorporate new gen-
erations of devices into circuit simulations, data-oriented modeling methods are
developed to circumvent the detailed physics, focusing on delivering numeri-
cally stable and computationally efficient models directly from the device data.
Table look-up models are current widely-used data-oriented models. Arti-
ficial neural networks (also rebranded as “deep learning”) has also raised a lot
of interests.3–6 Comparing table look-up models and artificial neural networks
(ANNs), in theory, the neural network model performs better on the following
three aspects.
1. Scalability: In order to achieve certain level of accuracy, the table lookup
model needs a large amount of data, and the space complexity increases
exponentially with increasing dimensions. In contrast, the neural network
model is lightweight and scalable.
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2. Generalization: The table lookup model has poor generalization perfor-
mance. The polynomial fitting used in the table lookup model often has
high out-of-sample errors. In contrast, by using correct learning algo-
rithms, neural network model can be well generalized, which make it
more robust against noises.
3. Smoothness: An ideal compact model needs to be infinitely differentiable.
The table lookup model is not infinitely differentiable due to the nature
of polynomial fitting, while using higher order polynomial fitting will im-
prove the smoothness, and it is at the expense of computation efficiency.
Therefore, the table lookup model is not possible to be both smooth and
computationally efficient. In contrast, the neural network model is guar-
anteed to be infinitely differentiable.
Despite of all the theoretical benefits of a neural network, a fundamental
question arise: Can neural network model very small current in the deep sub-threshold
region or around VDS equals zero?. Gradient-based learning in a neural network
relies on the gradients of the loss function. A common loss function is the mean
squared error (MSE): 1/N∗∑i(predi−labeli)2, where N is the number of examples,
labeli and predi are the true value and the neural network output of each exam-
ple i. Its partial gradient with respect to predi scales linearly with the value of
predi. In the context of device modeling, the value of predi (i.e. current density)
varies over 8 orders of magnitudes. Assuming the max value of predi has been
normalized to 1. For a very small current value (< 10−6), its partial gradient is
too small to have significant impacts on the training. Even worse is that most
ANNs compact modeling frameworks3, 4, 6 used the vanilla form of feed-forward
neural networks known as multi-layer perceptions (MLPs) with hyperbolic tan-
gent (tanh) activation functions. In this neural network architecture, nothing
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stops its prediction value to oscillate around zero when the label value is very
small. It leads to the unphysical behaviors in both the ID-VDS and ID-VGS curves.7
This is a fundamental limitation of MLPs with tanh activation functions and the
MSE loss function.
Learned from the groundbreaking successes of deep learning in image clas-
sification8 and speech recognition,9 it is important of leveraging invariants in
the problem to design structured neural network architectures. In the previ-
ous work,7 we encoded the fundamental device physics into the new neural
network architecture: Physics-based neural networks (Pi-NN) to overcome the
fundamental limitation of MLPs. As far as we are aware, Pi-NN is the only
neural network based compact modeling framework can accurately model the
deep sub-threshold region. The major criticism of the previous work is that the
current needs to multiply a scalar function in the form of exp(−a(VG + b)) for
better deep sub-threshold modeling. Besides complicating the modeling pro-
cess by introducing more hyper-parameters, this pre-processing method failed
to improve deep sub-threshold modeling when the drain voltage affecting the
threshold voltage (e.g. Drain-induced barrier lowering (DIBL) effect1).
In this work, we redesigned the loss function of Pi-NN to successfully elim-
inate the need of this tricky pre-processing step in the original work,7 laying
the groundwork for the new compact modeling framework: Pi-NN. We dis-
cussed how Pi-NN utilized the invariants of device physics in the section 5.3.
In the section 5.5, we proposed the new reweighted L1 loss function for effi-
cient training. The Pi-NN framework has been used to generate compact mod-
els from experimental data of a Gallium Nitride (GaN) High Electron Mobility
Transistor (HEMT),10 and theoretical simulated data of Two-dimensional Het-
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erostructure Interlayer Tunneling Field Effect Transistors (Thin-TFETs).11 The
proposed Pi-NN framework is 1) the only framework that can generate an accu-
rate and smooth transistor compact model in all operation regimes; and 2) an
generic framework such that it can be used to model very different devices (e.g.
Tunnel FETs, HEMTs, and other exotic transistors) without any device-specific
modification and preprocessing.
5.2 Previous Works
There have been several recent advances aimed at developing neural network
based compact models. Wang and Zhang et al.5, 12, 13 proposed to use neural
networks for RF and microwave design. In the proposed knowledge-based
neural models,5 the neural network structure embedded the empirical or semi-
analytical functions as the activation functions, and the problem dependent
boundary functions as the “boundary layer”. This neural network structure
combines the empirical functions usually valid only in a certain region of the
parameter space. However, this knowledge-based neural models relies on the
selected empirical functions which may be different for different devices. There-
fore it may not be a generic framework. Moreover, the quality of these models
are largely dependent on the quality of the selected empirical functions. And
those practical empirical functions may not be available for emerging devices.
Xu and Root et al.14–16 developed the commercialized framework NeuroFET in-
side Agilent IC-CAP. However, this framework works poorly in the very small
current region (e.g. deep sub-threshold region) as discussed in the Section 5.1.
This limitation was also recognized by Zhang et al.6 Zhang et al. enhanced the
ANN model accuracy with data preprocessing, which transfers (VGS ,VDS , IDS )
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to (VGS , log(VDS ), log(IDS )). However, this data preprocessing method has three
limitations: 1) An assumption of this method is the linear IDS −VDS dependence,
but exponential IDS −VDS dependence is also very common due to short channel
effects such as DIBL; 2) Since the model has to exchange source and drain when
a negative VDS is given, the model won’t be able to guarantee smooth deriva-
tives across VDS equals zero; 3) For VDS equals zero, either an exact zero current
needs to be assigned or a smooth function needs to be implemented to guaran-
tee an exact zero current. Also, one additional training data point close to zero
is required for improving the model accuracy in the linear region.
All of these limitations stem from the ignorance of the device physics in the
MLP network structure. Regardless of the preprocessing, MLPs still treats VDS
and VGS inputs interchangeable even thought they are responsible for two very
different physical effects in the device. The more graceful solution is to incor-
porate these intrinsic structures in the input space into the neural network ar-
chitecture. The two key contributions of this work are 1) the Pi-NN architec-
ture, which is structured according to the invariants in the fundamental device
physics, and 2) the reweighted L1 loss function, which ensures accurate mod-
eling in all device operation region without the need of tricky preprocessing
steps. Combining the Pi-NN architecture and the reweighted L1 loss function,
the new Pi-NN framework can 1) eliminate the need of the preprocessing in
Zhang et al.;6 2) generate accurate and smooth compact models in all operation
region; 3) easily adapt to different devices.
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5.2.1 Low Current Regime Challenge
When the VDS is close to zero or the device is in subthreshold region, the current
is very small comparing to the ON current. Modeling the output with very
large range (around 8 order of magnitudes) is challenging for neural networks.
Moreover, I-V relationships are also very different in the low current regime for
the gate voltage or the drain voltage. IDS is exponentially dependent on VGS
while linearly dependent of VDS in the low current regime. Therefore, there are
the following challenges when approximating with the neural network:
1. For common loss functions, such as L2 loss, the gradient decreases with
smaller outputs. Therefore, neural networks failed to accurately model
the low current regime;
2. It is hard to model exact zero in MLP. However, when VDS equals zero, the
output should be exact zero;
3. Along different input features VGS and VDS, the relationships are vastly
different (one is exponential and another is linear).
We further illustrate these challenges by using the MLP neural network to
generate a compact model for the DC I-V curves of the Thin-TFET.11 Thin-TFET
structure is shown in Fig.3.1(b). The training data are simulated for the top gate
voltage (VTG) from 0 to 0.4 V and the drain-source voltage (VDS) from -0.1 to
0.4 V with an uniform step of 0.01 V, while the test data are for VTG from 0.005
to 0.405 V and VDS from -0.095 to 0.405 V with an uniform step of 0.01 V. The
MLP neural network architecture and its well-established learning algorithms
are shown in Fig.5.1.
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Figure 5.1: The Multiplayer Perception (MLP) neural network model
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  2. Update the model using AdaGrad.
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Evaluation:
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   the evaluation data.
Is model
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End
Figure 5.2: A training procedure for Artificial Neural Network (ANN) device
compact modeling.
We follow the training procedure shown in Fig.5.2. After some initial train-
ing, we choose to use MLP neural networks with two hidden layers and defined
its hyper-parameter as (i, j), where i is the number of neurons in the first hidden
layer and j is the number of neurons in the second hidden layer. Each neuron
uses the hyperbolic tangent function tanh(x)=(ex-e−x)/(ex+e−x) as the activation
function. By choosing the hyper-parameter (i, j) to be (5, 5), (7, 7) and (9, 9),
these three MLP neural networks were trained for 5 million epochs. Using the
loss function defined in Fig. 3, the root-mean-squared (R.M.S) deviations for
training data and test data are plotted in Fig.5.3(a). The test errors are used to
evaluate the generalization ability of the model, namely how the model fit the
unseen data. As shown in Fig. 4(a), the test errors stay close to the training
errors, which indicated a good generalization. We choose to plot the I-V curves
modeled by the MLP neural network with 7 tanh neurons in the first and second
hidden layers as shown in Fig.5.3(b), which gives a neural network with 15 neu-
rons and 85 parameters in total. Figure 5.3(c-f) show the I-V curves generated
by the MLP neural network compact model along with the training data and
the test data. Good fitting in the linear scale is achieved for both the IDS-VDS
and the IDS-VTG curves. However, if we zoom in the region near VDS = 0, IDS
is not zero when VDS is zero, indicating the IDS-VDS relationship is unphysical
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around VDS = 0 (see Fig. 4(e) and the inset). Moreover, the IDS-VTG relationship
is also unphysical in the sub-threshold region (shown in Fig.5.3(f)). The fun-
damental reason of these unphysical behaviors is that the MLP neural network
has no knowledge of the device physics; therefore the fitting is no longer phys-
ical when ID is very small. In order to eliminate these unphysical behaviors,
we have to design a neural network with apriori knowledge of the fundamental
device physics.
5.3 The Idea of Pi-NN: Structured Physical System
Structured models make independent assumptions to limit the size of the con-
figuration set. Structures introduce invariance in the system. Invariance serves
as the prior knowledge. Prior knowledge profoundly influences the effective-
ness of learning. For example, the convolutional neural network (CNN)17 incor-
porates spatial invariance, and the recurrent neural network (RNN)18 incorpo-
rates natural ordering.
When comes to device modeling, we first note that the inputs VDS and VTG
are related to two different physical effects: VDS drives the current through the
device while VTG controls the channel potential profile to change the magnitude
of the current. Therefore, VDS and VTG should be fed to two different neural
networks as shown in Fig.5.4. According to the fundamental device physics, we
know IDS-VDS curves have a linear region at small VDS and a saturation region at
large VDS. This behavior is similar to a tanh function. This indicates VDS should
be fed into a neural network with tanh activation functions (tanh subnet). To
ensure IDS equals zero when VDS equals zero, all the tanh neurons in the tanh
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Figure 5.3: The compact model of the n-type Thin-TFET derived based on the
MLP neural network widely used in previous works,3–5 (a) the training errors
and test errors for a variety of hyper-parameters; (b) the MLP neural network
with 7 tanh neurons in the first and second hidden layers. From (c) to (f), the
I-V curves generated by the MLP neural network shown in (b) are plotted along
with the training data and the test data: (c) IDS versus VDS at different VTG; (d)
IDS versus VTG at different VDS in linear scale; (e) IDS versus VDS at different VTG
around VDS = 0 V, the embedded plot shows unphysical IDS-VDS relationships
around VDS equals 0; (f) IDS versus VTG at different VDS in semi-log scale, un-
physical oscillation of IDS around zero appears in the sub-threshold region and
when VDS = 0 V.
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Figure 5.4: The architecture of Pi-NN. The shaded area indicates a Pi-NN block,
which is the building block of Pi-NN network.
subnet must have no bias terms. On the other hand, the IDS-VTG curves have an
exponential turn-on in the sub-threshold region and then become a polynomial
in the ON region. This is best simulated as a sigmoid function sig(x)=1/(1+e−x).
Therefore, VTG is fed into a neural network with sigmoid activation functions
(sig subnet). It should be noted that we assumed gate leakage current is neg-
ligible, so VTG would not change the sign of IDS. The final drain current is the
entrywise product of the outputs of the tanh subnet and the sig subnet. This
entrywise product reflects the control of VTG on the drain current driven by VDS.
In addition, VDS can affect the channel potential profile controlled by VTG due to
various non-ideal effects such as the short channel effects. Therefore weighted
connections are added between each layer in the tanh subnet and its correspond-
ing layer in the sig subnet. By embedding the above device physics in a neural
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network structure, we arrive at the Physics-Inspired Neural Network (Pi-NN).
The Pi-NN architecture and its pseudo-codes for the feed-forward and error
back-propagation algorithms are shown in Fig.5.5.
5.4 Adjoint Sensitivity Network
The neural network sensitivity analysis is to find the network output sensitivi-
ties with respect to variations in the inputs of multilayer feedforward neural net-
works with differentiable activation function.19, 20 This analysis has been used to
understand variable contributions in the neural network21 and visualize the im-
portance of inputs with respect to classification decision.22, 23 Recently, the sen-
sitivity analysis also provides the gradient information to fool the deep neural
networks to produce high confidence classifications of unrecognizable images.24
In the context of device modeling, unlike the application of sensitivity analy-
sis mentioned above, we would like to train the origin network with the output
sensitivity with respect to the inputs. Therefore, we create a new network called
adjoint sensitivity neural network (adjoint network).25 Shown in Fig.5.6, the ad-
joint network share the same parameters (weights) with the origin one, and the
take the activations (i.e. the output of the activation function) from each layer
in the origin network as the input. The adjoint network has the same input di-
mension as the output of the original network, and the same output dimension
as the input of the original network. The input to the adjoint network is a vector
with only one non-zero element (the selector). If the ith element of the selector is
non-zero, the output of the adjoint network is gradient of ith element of output
with respect to the input vector. Here the adjoint sensitivity network mainly
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Figure 5.5: The Physics-Inspired Neural Network (Pi-NN) model.
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Figure 5.6:
serves two applications:
1. Use the adjoint sensitivity network to train the parameters of the original neural
network: In circuit network analyzer measurements, we are able to obtain
gradient responses of the outputs with respect to the inputs. For exam-
ple, a capacitance between two terminals is the partial derivative of the
charge from one terminal with respect to the voltage on the other terminal
(shown in Fig.3.1). Training an adjoint sensitivity network on the capac-
itance data will, at the same time, generate the original neural network,
which outputs the terminal charges at different terminal voltage. More
generally, the adjoint sensitivity network trains on the Jacobian matrix of
a vector function, and its trained parameters are shared with the original
neural network, which approximates the vector function.
2. Train the parameters of the original neural networks and use the adjoint sensitiv-
ity to output the first-order partial derivative between the outputs and inputs (i.e.
Jacobian matrix): In I-V modeling, the first-order partial derivatives of the
drain current with respect to the gate and drain voltage are the transcon-
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ductance and output conductance respectively. Also monotonicity of the
model in interpolation and extrapolations is an important model verifica-
tion metric for some devices. The adjoint sensitivity network can be used
to verify the monotonicity in interpolation and extrapolations.
The adjoint sensitivity network can be constructed from the origin neural
network layer-by-layer (shown in Fig.5.7). First, we define a sensitivity vector
β:
βlqi =
∂yq
∂γli
=
Nl+1∑
k=1
∂yq
∂γl+1k
∂γl+1k
∂γli
=
Nl+1∑
k=1
∂yq
∂γl+1k
∂γl+1k
∂xli
∂xli
∂γli
= xli(1 − xli)
Nl+1∑
k=1
βl+1qk W
l+1
ki
(5.1)
For a MLP with sigmoid activation function in Fig.5.7(a), yq is qth element
of the output vector; γli is the i
th element of the output vector of FC layer in lth
layer; Nl is the number of neurons in lth layer; xli is the i
th element of the output
vector of sigmoid functions (i.e. activation) in lth layer; and W lki is the weight
connecting ith element of the input vector to kth element of the output vector in
lth layer. We can turn Eq.5.1 into a computation graph, resulting in Fig.5.7(a).
For the last layer L in the origin layer (i.e. the first layer in the adjoint layer):
βLqi = yq(1 − yq) iff q = i otherwise 0 (5.2)
Therefore the input vector of the adjoint network only has one non-zero el-
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ement, and if the qth element of the input vector is non-zero then the output
vector is the gradient of qth element of output with respect to the input vector.
As for the Pi-NN block and its adjoint network shown in Fig.5.7(b), there
are two input vectors and two output vectors in the adjoint block. The output
vector of Pi-NN is the entrywise product of the output vectors S L and T L from
the last Pi-NN block. Therefore, we define two sensitivity vector β and α defined
in Eq.5.3 and Eq.5.4.
βlqi =
∂yq
∂γli
= S li(1 − S li)
NSl+1∑
k=1
βl+1qk [WS ]
l+1
ki
(5.3)
αlq j =
∂yq
∂ lj
= (1 − (T lj)2)
NTl+1∑
k=1
αl+1qk [WT ]
l+1
k j +
N Il+1∑
i=1
βlqi[WI]
l+1
i j
(5.4)
As shown in Fig.5.7(b), yq is qth element of the output vector; γli is the i
th
element of the output vector of FC layer in lth layer of sig subnet;  lj is the j
th
element of the output vector of FC layer in lth layer of tanh subnet; NS (T )l is the
number of neurons in lth layer of sig (tanh) subnet; S (T )li( j) is the i( j)
th element
of the output vector of sigmoid (tanh) functions (i.e. activation) in lth layer of
sig (tanh) subnet; and [WS ]lki is the weight connecting i
th element of the input
vector to kth element of the output vector in lth layer of sig subnet, similarly
[WT ]lk j in l
th layer of tanh subnet, and [WT ]lk j in l
th layer between the sig subnet
and tanh subnet. We can turn Eq.5.3 and Eq.5.4 into a computation graph as
well, resulting in Fig.5.7(b). For the last layer L in the origin layer (i.e. the first
layer in the adjoint layer):
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Figure 5.7: (a) The adjoint network of a fully connected (FC) layer with sigmoid
activation functions, where β=∇γy, γ is the output of FC layer, and y is the out-
puts of the neural network; (b) The adjoint network of a Pi-NN block, where
β=∇γy and α=∇δy, γ is the output of FC layer in sig subnet, δ is the output of FC
in tanh subnet, and y is the outputs of the neural network.
βLqi = T
L
i (1 − S Li )S Li iff q = i otherwise 0
αLq j = S
L
i (1 − (T Li )2) iff q = j otherwise 0
(5.5)
After we construct the computation graph for both the original and the ad-
joint network, we can utilize the “automation” differentiation function in mod-
ern deep learning libraries such as Tensorflow and Caffe2 to generate the com-
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putation graphs for back-propagation and updating.
5.5 Weighted L1 Loss Function
Even though Pi-NN has been structured for device modeling, a suitable opti-
mization algorithm is still needed to train Pi-NN properly. Unlike other ma-
chine learning tasks, the output of the model, namely the current density, varies
over 8 order of magnitudes and precise modeling in all output range is required.
To meet this demand, instead of usual mean square error loss function (L2 loss),
we proposed to use L1 loss function, and re-weight the element-wise loss to give
significant large gradient signals when the output value is extremely small. This
new loss function is named “weighted L1 loss function”. Figure 5.8 illustrates
how the weighted L1 loss function is computed.
The target value has a large range over 8 order of magnitudes illustrated in
Fig.5.8(a). We would like to assign higher weight to the loss with small target
value (shown in Fig.5.8(b)). The weight is computed as in Eq.5.6:
weighti =
Max(|target|)
|targeti| (5.6)
If the absolute value of targeti is 109 times smaller than the maximum value
among the absolute values in target, its weight will be 109. This weight value
for extremely small value could so large that trap the optimizer into some bad
local minimal. Therefore, we apply a hand-tuned “max loss scale” to limit the
the maximum scale of the weight (shown in Fig.5.8(c)). The scaled weight is
computed using Eq.5.7:
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Figure 5.8: Construction of the weighted L1 loss with max scale loss limit.
scaled weighti = (weighti − 1) max loss scale − 1Max(weighti) − 1 + 1 (5.7)
where the Max(weighti) = Max(|target|)/Min|target|. Finally we compute the
entrywise product of the L1 loss and the scaled weight to get the weighted L1
loss function:
weighted L1 lossi = scaled weighti  |targeti − outputi| (5.8)
Since L1 loss is a non-smooth function, it is considered to be “unstable” be-
cause it tends to “jump around” the solution. This “instability” property is due
to that the gradient of L1 loss stays constant no matter how close to the solu-
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tion. In practice, we find this instability property actually helps to prevent the
optimizer getting stuck in the sub-optimal local minima. On the other hand,
in order to achieve a stable solution, we use AdaGrad algorithm,26 where its
learning rate increases with accumulation of the squared gradients. Therefore
the final solution will be stable due to decreasing learning rate.
In order to evaluation the performance with different max loss scale, we use
two metrics: the first one is the “weighted L1 metric”. Unlike the weighted
L1 loss used for training, there is no “max loss scale” applied to weighted L1
metric, namely defined in Eq.5.9:
weighted L1 metrici = weighti  |targeti − outputi| (5.9)
Weighted L1 metric provides an consistent measure of model performance
for different max loss scale values. Since the very small target values in the train-
ing data receive very large weight, weighted L1 metric is usually dominated by
the errors coming from the targets with small values.
5.6 Experiments
5.6.1 Modeling of GaN HEMT
To demonstrate the ability of Pi-NN to accurately model I-V characteristics, we
trained Pi-NN on the experimental measurement data of a promising high-
power, high frequency device: Gallium Nitride (GaN) HEMT. The details of
the device is discussed by Schuette et al.10 Its I-V characteristics are plotted in
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Figure 5.9: The I-V characteristics of a GaN HEMT: (a) IDS versus VDS at different
VGS in the linear scale and (b) in the log scale; (c) IDS versus VGS at different VDS
in the linear scale and (d) in the log scale.
Fig.5.9.
Throughout this experiment, We randomly left 20% of data as the evaluation
set. We also fixed the Pi-NN structure to have two layers of Pi-NN blocks as
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Figure 5.10: (a) The weighted L1 metric versus max loss scale. Each red circle
represents the training weighted L1 metric, and each blue circle represents the
evaluation weighted L1 metric. The blue and red line are the average value of
each runs. (b) The L1 metric versus max loss scale. Each red circle represents
the training L1 metric, and each blue circle represents the evaluation L1 metric.
The blue and red line are the average value of each runs.
shown in Fig.5.4. Both the FC layers in the first Pi-NN block have 16 neurons
and both the FC layers in the second Pi-NN block have 1 neuron. To select the
max scale loss and base learning rate for optimization, we first fixed the base
learning rate of AdGrad to 0.1 (with  = 0.0001), and varied the max scale loss
from 102 to 5×105. Since the stochastic nature of the optimization, for each max
scale loss value, we repeated the training 5 times, and each model were trained
for 106 epochs.
When increasing max loss scale, the weighted L1 metric value decreases as
shown in Fig.5.10(a), while the L1 metric value increases as shown in Fig.5.10(b).
As discussed at the end of Section 5.5, lower weighted L1 metrics indicates bet-
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Figure 5.11: Each blue circuit represents one run, and the dash line is the average
value of multiple runs. (a) The train weighted L1 losses (with max loss scale
limit) versus different base learning rates; (b) The evaluation weighted L1 losses
(with max loss scale limit) versus different base learning rates; (c) The train L1
metric versus different base learning rates; (b) The evaluation L1 metric versus
different base learning rates; (a) The train weighted L1 metric (without max loss
scale limit) versus different base learning rates; (b) The evaluation weighted L1
metric (without max loss scale limit) versus different base learning rates.
ter small value region accuracy, and lower L1 metrics indicates better large value
region accuracy. Therefore, we picked 5×104 as our max loss scale. After deter-
mining the max loss scale, we varied the base learning rate shown in Fig.5.11.
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Figure 5.12: (a) The training/evaluation loss (weighted L1 loss with max loss
scale limit) versus epochs; (b) the training/evaluation weighted L1 metric (with-
out max loss scale limit) versus epochs.
Judged Fig.5.11, if the base learning is either too big or too small, the model
performance becomes bad and unstable. We chose the base learning rate equals
0.1 since it was able to achieve good and stable optimization result in both
weighted L1 metrics and L1 metrics.
With max loss scale equals 5×104 and base learning rate equals 0.1, we plot-
ted the weighted L1 loss (with max loss scale limit) and weighted L1 metric
(without max loss scale limit) at different epochs in Fig.5.12.
As shown in Fig.5.12(a), the optimizer first got stuck in a local minima before
found its way to further optimize the model. The evaluation loss stays close
with the train loss, which indicate good generalization. Figure 5.12(b) plots the
weighted L1 metric without max loss scale limits. It is worth to note that the
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training weighted L1 metric had a huge spike before decreasing. It means, if
we would train with the weighted L1 metric without the max scale loss, we
would never be able to get out of the local minima. This observation proves the
necessity of having the max scale loss limit on the weighted L1 loss.
The model output along with the training and evaluation data are shown in
Fig.5.13. As shown, the model has excellent agreement with both the training
and evaluation data. Note that this GaN HEMT has a relatively severe DIBL
effect. The threshold voltage is also controlled by the drain voltage. So at small
VGS, the IDS is not only exponentially dependent on VGS, but also exponentially
dependent on VDS. This DIBL effect is challenging to model with traditional
hand-crafted compact model. Pi-NN, on the other hand, is able to model this
complicate dependence very well.
The interpolation and extrapolation abilities of a device model are also cru-
cial. In Fig.5.14, When extending VDS to 80% beyond the training VDS range
and VTG to +/- 40% beyond the training VGS range, the model has shown no
abnormal behavior.
Another important metric of a GaN HEMT model is monotonicity first-order
derivative. An abnormal oscillation in the device model will lead to artificial
high-frequency oscillations in the circuit simulation. We used the adjoint net-
work introduced in Section 5.4 to plot out both the transconductance and output
conductance (shown in Fig.5.15).
Both the transconductance and output conductance are positive and smooth
throughout the whole voltage range. The red arrow line in Fig.5.15(a) indicates
the peak transconductance voltage shifts at different drain voltages, which can
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Figure 5.13: The I-V curves generated by the Pi-NN model are plotted along
with the training data (blue circles) and the evaluation data (red circles): (a) IDS
versus VDS at different VGS in the linear scale and (b) in the log scale; (c) IDS
versus VGS at different VDS in the linear scale and (d) in the log scale.
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Figure 5.14: The I-V curves generated by the Pi-NN model are plotted along
with the training data (blue circles) and the evaluation data (red circles) for IDS
versus VDS at different VGS in the linear scale. VDS for the model are extended
to 80% beyond the training VDS range and VTGextended to +/- 40% beyond the
training VGS range.
be explained by the combination of self-heating effect and DIBL effect. Overall,
Pi-NN was able to generate accurate, smooth, and computation efficient device
compact model.
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arrow line in (a) indicates the peak transconductance voltage shifts at different
drain voltages, which can be explained by the combination of self-heating effect
and DIBL effect.
5.6.2 Modeling of Thin-TFET
We also tested the Pi-NN model on the Thin-TFETs simulation data. After initial
training, we chose to use Pi-NNs with one hidden layer and define the hyper-
parameter as (m, n), where m is the number of the tanh neurons in the hidden
layer and n is the number of the sigmoid neurons in the same hidden layer. The
test errors stay close to the training errors as shown in Fig. (a), which indicates
good generalization. Balancing between model complexity and accuracy, we
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chose the model with the hyper-parameter (2, 3) as shown in Fig.5.16(b), which
give a small Pi-NN model with only 7 neurons and 20 parameters in total. Ex-
cellent modeling is demonstrated in both the ON region (shown in Fig. 6(c,
d)) and the sub-threshold region (shown in Fig. 6(f)). The IDS-VDS relationship
around VDS equals zero is shown in Fig.5.16(e). All the unphysical behaviors
that appeared in the MLP neural network model (shown in Fig.5.3) have been
eliminated. Moreover, thanks to the embedded device physics, the Pi-NN re-
quires much less parameters than the MLP neural network, which results in a
smaller, more efficient compact model.
5.7 Conclusion
Motivated by the need of high-quality compact models for emerging devices,
we have proposed a novel neural network: Pi-NN, along with weighted L1 loss
function for device compact modeling. With fundamental device physics incor-
porated, the Pi-NN method can produce accurate, smooth and computational
efficient transistor models with good generalization ability. GaN HEMT and
Thin-TFET are presented as examples to illustrate the capabilities of Pi-NN. The
adjoint network of Pi-NN have also been developed to model the differential in-
formation in the device measurements. Finally, the Pi-NN framework has been
implemented in Caffe2, which can be readily integrated on commercial mea-
surement and modeling systems.
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Figure 5.16: For the Pi-NN developed in this work, (a) the training errors and
test errors for a variety of hyper-parameters. (b) the Pi-NN model with 2 tanh
neurons and 3 sigmoid neurons in the hidden layer. From (c) to (f), the I-V curves
generated by the Pi-NN model shown in (b) are plotted along with the training
data and the test data: (c) IDS versus VDS at different VTG; (d) IDS vs. VTG at
different VDS in linear scale; (e) IDS vs. VDS at different VTG around VDS = 0,
the embeded plot shows well-behaved IDS-VDS relationship around VDS = 0; (f)
IDS vs. VTG at different VDS in semi-log scale, good fitting is achieved in the
sub-threshold region. All the unphysical behaviors of the MLP neural network
(shown in Fig.5.3) are eliminated, and the size of the neural network is largely
reduced.
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CHAPTER 6
FUTURE WORKS
6.1 Non-ideal effects in Thin-TFETs
Many non-ideal effects in Thin-TFETs need to be studied. In experiments, it
is usually hard to achieve monolayer top and bottom 2D materials. Therefore
it is important to study the effect of the top and bottom 2D layer thickness.
We found if there is no chemical doping in both the top and bottom 2D layers,
increasing layer thickness of either top layer or bottom layer will result in less
steep subthreshold slope. Chemical doping in the bottom layer can prevent
subthreshold slope degradation even with increasing bottom layer thickness.
The permittivity of the van der Waals gap directly affects the gate efficiency
of Thin-TFETs. Therefore higher permittivity leads to less steep subthreshold
slope and lower ON current. The interfacial trap density (Dit) also has signifi-
cant impact on Thin-TFET. Since Thin-TFET is made of layers of 2D materials,
it is also interesting to study which location of Dit has the most profound in-
fluence on the device performance. When Dit is unavoidable, we could design
a Dit tolerant device structure to move critical regions away from Dit. More-
over, trap-assist tunneling (TAT) and ShockleyReadHall (SRH) recombination
are known to limit the TFETs’ performance. The in-depth studies of TAT and
SRH recombination in Thin-TFETs are still undergoing efforts.
In the experiments, the access region between the channel to the contacts
often plays a important role in Thin-TFET performance. As shown in the op-
tical image in Fig.6.1,1 the access region between the overlapping SnSe2/WSe2
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Figure 6.1: (a) IDVG curves of the measured WSe2 parasitic MOSFET, the
WSe2/SnSe2 Thin-TFET (TFET + MOSFET), and the intrinsic WSe2/SnSe2 TFET,
the insets show the optical image of the device and the equivalent circuit with
the parasitic MOSFET; (b) the corresponding SS curves for the parasitic MOS-
FET, the WSe2/SnSe2 Thin-TFET (TFET + MOSFET), and the intrinsic TFET.
junction and WSe2 contacts becomes a lateral parasitic WSe2 MOSFET. This par-
asitic MOSFET will limit the subthreshold steepness of Thin-TFET (as shown
in Fig.6.1(a-b)). To eliminate this parasitic MOSFET, the access region has to be
heavily doped either chemically or electrostatically.
Which material systems are the best to realize Thin-TFET also remains an
open question. Black-phosphorous, due to its small electron affinity, can be ex-
cellent p-type layer in Thin-TFETs. Incorporating Black-phosphorous in Thin-
TFET is under active researches in our group.
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6.2 Experimental Demonstration of TransiXNOR
In order to realize TransiXNOR, the channel material is the key. Unlike nor-
mal TFETs, where the tunneling junction is only between the source and chan-
nel, both the source/channel junction and the channel/drain junction will be
served as tunnel junctions. When the tunnel junction is at the source and chan-
nel interface, the electrons tunnel from the source valence band to the channel
conduction band; when the tunnel junction is at the channel and drain inter-
face, the electrons tunnel from the channel valence band to the drain conduction
band. Therefore, both the conduction and valence band of the channel material
involve in the tunneling process in TransiXNOR. The first requirement of the
channel material is the bandgap. The bandgap of the channel material has to be
larger than VDD in order to have low leakage in the OFF state, and the bandgap
has to be close to VDD in order to have a high ON current.
The second requirement of the channel material is the thickness. For Tran-
siXNOR to work, the two gates of TransiXNOR have to control the same chan-
nel. If the two gates controlled their individual channels under the gates, the
device will behave like the two TFETs in parallel, thus the XNOR behavior can-
not be achieved. On the other hand, for 3D materials, scaling down to ultra-thin
body will increase its bandgap due to the quantization effect. Using 2D layered
materials can achieve atomically thin bodies with reasonable bandgaps. How-
ever, finding the right 2D layered materials with the suitable bandgap, doping
the source/drain region in 2D layer materials, and integrating 2D layers ma-
terials in CMOS compatible system are all challenging. One possibility is to
use 2D layered materials in the channel region, and use 3D materials in the
source/drain region. Therefore, not only doping the source/drain region is no
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longer a problem, but we can design staggered/broken band alignments in both
the source/channel and channel/drain junction to boost the ON current. How-
ever, how to build edge contact 3D/2D junction is still under research.2
6.3 Adjoint Network as Regularization in Pi-NN
Due to its structured architecture and embedded device physics, Pi-NN has
shown very good generalization capability without explicit regularization.
However, for device modeling, we sometimes want to enforce a certain set of
rules beyond the region that training data are available. For example, we would
like to enforce the model to be monotonic increasing in the region that exper-
imental measurement are either not available or impossible. Co-training with
the adjoint network gives us access to the output sensitivities with respect to
the inputs. Therefore, we can add a regularization term using the output sensi-
tivities to penalize negative first derivative. Moreover, the adjoint network also
gives us access to the sensitivity of each activation in the model. Since the ac-
tivation contributing little to the final output may cause small oscillations,3 we
could prune out the corresponding neurons during training.
Pi-NN framework is readily applicable to TransiXNOR and other emerging
devices. Initial integration of Pi-NN model and the circuit simulator has started.
The inputs from circuit/system designers will help Pi-NN become the potential
new paradigm of device compact modeling.
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